Sandy Bridge is the codename for Intel's 32 nm microarchitecture used in the second generation of the Intel Core processors ( Core i7 , i5 , i3 ). The Sandy Bridge microarchitecture is the successor to Nehalem and Westmere microarchitecture . Intel demonstrated an A1 stepping Sandy Bridge processor in 2009 during Intel Developer Forum (IDF), and released first products based on the architecture in January 2011 under the Core brand.
34-534: Keifer may refer to: Keifer , a microprocessor architecture Joseph Warren Keifer (1836-1932), United States Army general and Speaker of the House Tom Keifer (born 1961), United States rock musician See also [ edit ] Kiefer (disambiguation) Kefir , a fermented milk drink Topics referred to by the same term [REDACTED] This disambiguation page lists articles associated with
68-560: A fully integrated voltage regulator will be absent until Cannon Lake. AMD's FCH has been discontinued since the release of the Carrizo series of CPUs as it has been integrated into the same die as the rest of the CPU. However, since the release of the Zen architecture, there's still a component called a chipset which only handles relatively low speed I/O such as USB and SATA ports and connects to
102-583: A chipset. The Intel 5 Series chipsets were the first to introduce a PCH. This first PCH is codenamed Ibex Peak . This has the following variations: Langwell is the codename of a PCH in the Moorestown MID /smartphone platform. for Atom Lincroft microprocessors. This has the following variations: Tiger Point is the codename of a PCH in the Pine Trail netbook platform chipset for Atom Pineview microprocessors. This has
136-550: A microcode update for selected Sandy Bridge and Ivy Bridge CPUs for Windows 7 and up that addresses stability issues. However, the update negatively impacts Pentium G3258 and Core i3-4010U CPU models. Cougar Point The Platform Controller Hub ( PCH ) is a family of Intel 's single-chip chipsets , first introduced in 2009. It is the successor to the Intel Hub Architecture , which used two chips–a northbridge and southbridge , and first appeared in
170-604: A recall on all 67-series motherboards due to a flaw in the Cougar Point Chipset. A hardware problem exists, in which the chipset's SATA II ports may fail over time, causing failure of connection to SATA devices, though data is not at risk. Intel claims that this problem will affect only 5% of users over 3 years; however, heavier I/O workloads can exacerbate the problem. This hardware bug cannot be fixed by BIOS update. Intel stopped production of flawed B2 stepping chipsets and began producing B3 stepping chipsets with
204-683: Is manufactured in the 32 nm process and has a soldered contact with the die and IHS (Integrated Heat Spreader), while Intel's subsequent generation Ivy Bridge uses a 22 nm die shrink and a TIM (Thermal Interface Material) between the die and the IHS. Intel demonstrated a Sandy Bridge processor with A1 stepping at 2 GHz during the Intel Developer Forum in September 2009. Upgraded features from Nehalem include: All Sandy Bridge processors with one, two, or four cores report
238-619: Is the codename for the C620-series PCH, supporting LGA 2066 socketed Skylake-X / Kaby Lake-X processors (" Skylake-W " Xeon). Lewisburg has the following variations: Basin Falls is the codename for the C400-series PCH, supporting Skylake-X / Kaby Lake-X processors (branded Core i9 Extreme and " Skylake-W " Xeon). Generally similar to Wellsburg, Basin Falls consumes only up to 6 W when fully loaded. Basin Falls has
272-739: Is the codename of a PCH in Intel 7 Series chipsets for server and workstation using the LGA 2011 socket. It was initially launched in 2011 as part of Intel X79 for the desktop enthusiast Sandy Bridge-E processors in Waimea Bay platforms. Patsburg was then used for the Sandy Bridge-EP server platform (the platform was codenamed Romley and the CPUs codenamed Jaketown, and finally branded as Xeon E5-2600 series) launched in early 2012. Launched in
306-413: The Intel 5 Series . The PCH controls certain data paths and support functions used in conjunction with Intel CPUs . These include clocking (the system clock ), Flexible Display Interface (FDI) and Direct Media Interface (DMI), although FDI is used only when the chipset is required to support a processor with integrated graphics . As such, I/O functions are reassigned between this new central hub and
340-514: The BClk ratio overclock. During IDF ( Intel Developer Forum ) 2010, Intel demonstrated an unknown Sandy Bridge CPU running stably overclocked at 4.9 GHz on air cooling. Non-K edition CPUs can overclock up to four bins from its turbo multiplier. Refer here for chipset support. Sandy and Ivy Bridge processors with vPro capability have security features that can remotely disable a PC or erase information from hard drives. This can be useful in
374-502: The CPU compared to the previous architecture: some northbridge functions, the memory controller and PCIe lanes, were integrated into the CPU while the PCH took over the remaining functions in addition to the traditional roles of the southbridge. AMD has its equivalent for the PCH, known simply as a chipset since the release of the Zen architecture in 2017. AMD no longer uses its equivalent for
SECTION 10
#1732772417923408-404: The CPU die as a system agent (Intel) or packaged in the processor on an I/O die (AMD Zen 2). The PCH then incorporates a few of the remaining northbridge functions (e.g. clocking) in addition to all of the southbridge's functions, replacing it. The system clock was previously a connection to a dedicated chip but is now incorporated into the PCH. Two different connections exist between the PCH and
442-495: The CPU with a PCIe connection. In these systems all PCIe connections are routed directly to the CPU. The UMI interface previously used by AMD for communicating with the FCH is replaced with a PCIe connection. Technically the processor can operate without a chipset; it only continues to be present for interfacing with low speed I/O. AMD server and laptop CPUs adopt a self contained system on chip (SoC) design instead which doesn't require
476-404: The CPU without a motherboard. However, processor release dates were not affected. After two weeks, Intel continued shipping some chipsets, but manufacturers had to agree to a set of terms that will prevent customers from encountering the bug. With Sandy Bridge, Intel has tied the speed of every bus (USB, SATA, PCI, PCIe, CPU cores, Uncore, memory etc.) to a single internal clock generator issuing
510-576: The CPU: Flexible Display Interface (FDI) and Direct Media Interface (DMI). The FDI is used only when the chipset requires supporting a processor with integrated graphics. The Intel Management Engine was also moved to the PCH starting with the Nehalem processors and 5-Series chipsets. AMD's chipsets instead use several PCIe lanes to connect with the CPU while also providing their own PCIe lanes, which are also provided by
544-591: The P67 Transformer. It exclusively supports Lynnfield Core i5/i7 and Xeon processors, using LGA 1156 socket. After revision B2 of Cougar Point chipsets was recalled, ASRock decided not to update the P67 Transformer motherboard, and was discontinued. Some small Chinese manufacturers are producing LGA 1156 motherboards with H61 chipset. Whitney Point is the codename of a PCH in the Oak Trail tablet platform for Atom Lincroft microprocessors. This has
578-532: The PCH, the Fusion controller hub (FCH). The PCH architecture supersedes Intel's previous Hub Architecture , with its design addressing the eventual problematic performance bottleneck between the processor and the motherboard . Under the Hub Architecture, a motherboard would have a two piece chipset consisting of a northbridge chip and a southbridge chip. Over time, the speed of CPUs kept increasing but
612-824: The S3 state ( Suspend to RAM ), forcing the USB devices to be reconnected although no data is lost. This issue is corrected in C2 stepping level of the Lynx Point chipset. Wellsburg is the codename for the C610-series PCH, supporting the Haswell-E (Core i7 Extreme), Haswell-EP ( Xeon E5-16xx v3 and Xeon E5-26xx v3 ), and Broadwell-EP (Xeon E5-26xx v4) processors. Generally similar to Patsburg, Wellsburg consumes only up to 7 W when fully loaded. Wellsburg has
646-467: The bandwidth of the front-side bus (FSB) (connection between the CPU and the motherboard) did not, resulting in a performance bottleneck. As a solution to the bottleneck, several functions belonging to the traditional northbridge and southbridge chipsets were rearranged. The northbridge and its functions are now eliminated completely: The memory controller, PCI Express lanes for expansion cards and other northbridge functions are now incorporated into
680-480: The basic 100 MHz Base Clock (BClk). With CPUs being multiplier locked, the only way to overclock is to increase the BClk, which can be raised by only 5–7% without other hardware components failing. As a work around, Intel made available K/X-series processors, which feature unlocked multipliers; with a multiplier cap of 57 for Sandy Bridge. For the Sandy Bridge-E platform, there is alternative method known as
714-445: The case of a lost or stolen PC. The commands can be received through 3G signals, Ethernet, or Internet connections. AES encryption acceleration will be available, which can be useful for video conferencing and VoIP applications. Sandy and Ivy Bridge processors contain a DRM technology that some video streaming web sites rely on to restrict use of their content. Such web sites offer 1080p streaming to users with such CPUs and downgrade
SECTION 20
#1732772417923748-569: The fall of 2013, the Ivy Bridge-E /EP processors (the latter branded as Xeon E5-2600 v2 series) also work with Patsburg, typically with a BIOS update. Patsburg has the following variations: Coleto Creek is the codename of the PCH most closely associated with Highland Forest platforms and Ivy Bridge-EP processors. Lynx Point is the codename of a PCH in Intel 8 Series chipsets , most closely associated with Haswell processors with LGA 1150 socket. The Lynx Point chipset connects to
782-445: The following variations: Panther Point is the codename of a PCH in Intel 7 Series chipsets for mobile and desktop. It is most closely associated with Ivy Bridge processors. These chipsets (except PCH HM75) have integrated USB 3.0 . This has the following variations: Cave Creek is the codename of the PCH most closely associated with Crystal Forest platforms and Gladden or Sandy Bridge-EP/EN processors. Patsburg
816-418: The following variations: Sunrise Point is the codename of a PCH in Intel 100 Series chipsets , most closely associated with Skylake processors with LGA 1151 socket. The following variants are available: Union Point is the codename of a PCH in Intel 200 Series chipsets , most closely associated with Kaby Lake processors with LGA 1151 socket. The following variants are available: Lewisburg
850-522: The following variations: Topcliff is the codename of a PCH in the Queens Bay embedded platform chipset for Atom Tunnel Creek microprocessors. It connects to the processor via PCIe (vs. DMI as other PCHs do). This has the following variations: Cougar Point is the codename of a PCH in Intel 6 Series chipsets for mobile, desktop, and workstation / server platforms. It is most closely associated with Sandy Bridge processors. This has
884-439: The following variations: In the first month after Cougar Point's release, January 2011, Intel posted a press release stating a design error had been discovered. Specifically, a transistor in the 3 Gbit/s PLL clocking tree was receiving too high voltage. The projected result was a 5–15% failure rate within three years of 3 Gbit/s SATA ports, commonly used for storage devices such as hard drives and optical drives. The bug
918-472: The processor itself. The chipset also contains the Nonvolatile BIOS memory . With the northbridge functions integrated to the CPU, much of the bandwidth needed for chipsets is now relieved. This style began in Nehalem and will remain for the foreseeable future, through Cannon Lake . Beginning with ultra-low-power Haswells and continuing with mobile Skylake processors, Intel incorporated
952-479: The processor primarily over the Direct Media Interface (DMI) interface. The following variants are available: In addition the following newer variants are available, additionally known as Wildcat Point , which also support Haswell Refresh processors: A design flaw causes devices connected to the Lynx Point's integrated USB 3.0 controller to be disconnected when the system wakes up from
986-681: The quality for other users. With the introduction of the Sandy Bridge microarchitecture, Intel also introduced the Intel Data Plane Development Kit (Intel DPDK) to help developers of communications applications take advantage of the platform in packet processing applications, and network processors . Intel demonstrated the Haswell architecture in September 2011, released in 2013 as the successor to Sandy Bridge and Ivy Bridge . In 2015, Microsoft released
1020-1129: The same CPUID model 0206A7h and are closely related. The stepping number cannot be seen from the CPUID but only from the PCI configuration space. The later Sandy Bridge-E processors with up to eight cores and no graphics are using CPUIDs 0206D6h and 0206D7h . Ivy Bridge CPUs all have CPUID 0306A9h to date, and are built in four different configurations differing in the number of cores, L3 cache and GPU execution units: Processors featuring Intel's HD 3000 graphics are set in bold . Other processors feature HD 2000 graphics, HD graphics (Pentium and Celeron models) or no graphics core (Graphics Clock rate indicated by N/A). Suffixes to denote: NOTE : 3970X , 3960X , 3930K , and 3820 are actually of Sandy Bridge-E edition. All 1600/2600/4600-series models: E5 4S (4S) DDR3-1600 E5 2S (2S) E5 1S (1S) Suffixes to denote: Dual Socket DMI 2.0 24× PCI-E 3.0 cache E3 20× PCIe 2.0 model Suffixes to denote: On 31 January 2011, Intel issued
1054-567: The silicon fix. Shipping of these new chipsets started on 14 February 2011 and Intel estimated full recovery volume in April 2011. Motherboard manufacturers (such as ASUS and Gigabyte Technology ) and computer manufacturers (such as Dell and Hewlett-Packard ) stopped selling products that involved the flawed chipset and offered support for affected customers. Options ranged from swapping for B3 motherboards to product refunds. Sandy Bridge processor sales were temporarily on hold, as one cannot use
Keifer - Misplaced Pages Continue
1088-460: The southbridge IO controllers into the CPU package, eliminating the PCH for a system in package (SOP) design with two dies; the larger die being the CPU die, the smaller die being the PCH die. Rather than DMI , these SOPs directly expose PCIe lanes, as well as SATA, USB, and HDA lines from integrated controllers, and SPI/ I²C /UART/GPIO lines for sensors. Like PCH-compatible CPUs, they continue to expose DisplayPort, RAM, and SMBus lines. However,
1122-529: The title Keifer . If an internal link led you here, you may wish to change the link to point directly to the intended article. Retrieved from " https://en.wikipedia.org/w/index.php?title=Keifer&oldid=985900436 " Categories : Disambiguation pages Disambiguation pages with surname-holder lists Hidden categories: Short description is different from Wikidata All article disambiguation pages All disambiguation pages Sandy Bridge (microarchitecture) Sandy Bridge
1156-693: Was present in revision B2 of the chipsets, and was fixed with B3. Z68 did not have this bug, since the B2 revision for it was never released. 6 Gbit/s ports were not affected. This bug was especially a problem with the H61 chipset, which only had 3 Gbit/s SATA ports. Through OEMs , Intel plans to repair or replace all affected products at a cost of $ 700 million. Nearly all produced motherboards using Cougar Point chipsets were designed to handle Sandy Bridge, and later Ivy Bridge, processors. ASRock produced one motherboard for LGA 1156 processors, based on P67 chipset,
#922077