Misplaced Pages

#417582

83-463: The GeForce FX or "GeForce 5" series ( codenamed NV30 ) is a line of graphics processing units from the manufacturer Nvidia . Nvidia's GeForce FX series is the fifth generation of the GeForce line. With GeForce 3 , the company introduced programmable shader functionality into their 3D architecture, in line with the release of Microsoft's DirectX 8.0. The GeForce 4 Ti was an enhancement of

166-497: A marketing buzz for the project). Still others (such as Microsoft ) discuss code names publicly, and routinely use project code names on beta releases and such, but remove them from final product(s). In the case of Windows 95, the code name "CHICAGO" was left embedded in the INF File structure and remained required through Windows Me. At the other end of the spectrum, Apple includes the project code names for Mac OS X as part of

249-453: A "B", cargo aircraft with a "C". Training aircraft and reconnaissance aircraft were grouped under the word "miscellaneous", and received "M". The same convention applies to missiles, with air-launched ground attack missiles beginning with the letter "K" and surface-to-surface missiles (ranging from intercontinental ballistic missiles to antitank rockets) with the letter "S", air-to-air missiles "A", and surface-to-air missiles "G". Throughout

332-410: A 0.8 mm pitch. Each row has eight contacts, a gap equivalent to four contacts, then a further 18 contacts. Boards have a thickness of 1.0 mm, excluding the components. A "Half Mini Card" (sometimes abbreviated as HMC) is also specified, having approximately half the physical length of 26.8 mm. There are also half size mini PCIe cards that are 30 x 31.90 mm which is about half the length of

415-541: A British Naval intelligence officer, discloses in Beyond Top Secret Ultra that during World War II , Nazi Germany habitually used ad hoc code names as nicknames which often openly revealed or strongly hinted at their content or function. Some German code names: Conversely, Operation Wacht am Rhein (Watch on the Rhine ) was deliberately named to suggest the opposite of its purpose –

498-754: A defensive "watch" as opposed to a massive blitzkrieg operation, just as was Operation Weserübung ( Weser -exercise), which signified the plans to invade Norway and Denmark in April 1940. Britain and the United States developed the security policy of assigning code names intended to give no such clues to the uninitiated. For example, the British counter measures against the V-2 was called Operation Crossbow . The atomic bomb project centered in New Mexico

581-615: A failure tolerance in case bad or unreliable lanes are present. The PCI Express standard defines link widths of x1, x2, x4, x8, and x16. Up to and including PCIe 5.0, x12, and x32 links were defined as well but never used. This allows the PCI Express bus to serve both cost-sensitive applications where high throughput is not needed, and performance-critical applications such as 3D graphics, networking ( 10 Gigabit Ethernet or multiport Gigabit Ethernet ), and enterprise storage ( SAS or Fibre Channel ). Slots and connectors are only defined for

664-473: A full size mini PCIe card. PCI Express Mini Card edge connectors provide multiple connections and buses: Despite sharing the Mini PCI Express form factor, an mSATA slot is not necessarily electrically compatible with Mini PCI Express. For this reason, only certain notebooks are compatible with mSATA drives. Most compatible systems are based on Intel's Sandy Bridge processor architecture, using

747-550: A missile was able to be photographed with a hand-held camera, instead of a reconnaissance aircraft, it was given a name like " Flanker " or " Scud " – always an English word, as international pilots worldwide are required to learn English. The Soviet manufacturer or designation – which may be mistakenly inferred by NATO – has nothing to do with it. Jet-powered aircraft received two-syllable names like Foxbat , while propeller aircraft were designated with short names like Bull . Fighter names began with an "F", bombers with

830-500: A more detailed error detection and reporting mechanism (Advanced Error Reporting, AER), and native hot-swap functionality. More recent revisions of the PCIe standard provide hardware support for I/O virtualization . The PCI Express electrical interface is measured by the number of simultaneous lanes. (A lane is a single send/receive line of data, analogous to a "one-lane road" having one lane of traffic in both directions.) The interface

913-671: A new campaign to motivate developers to optimize their titles for Nvidia hardware at the Game Developers Conference (GDC) in 2002. In exchange for prominently displaying the Nvidia logo on the outside of the game packaging, the company offered free access to a state-of-the-art test lab in Eastern Europe, that tested against 500 different PC configurations for compatibility. Developers also had extensive access to Nvidia engineers, who helped produce code optimized for

SECTION 10

#1732787569418

996-448: A number of new memory technologies, including DDR2 , GDDR2 and GDDR3 and saw Nvidia's first implementation of a memory data bus wider than 128 bits. The anisotropic filtering implementation has potentially higher quality than previous Nvidia designs. Anti-aliasing methods have been enhanced and additional modes are available compared to GeForce 4. Memory bandwidth and fill-rate optimization mechanisms have been improved. Some members of

1079-406: A parallel interface traveling through conductors of different lengths, on potentially different printed circuit board (PCB) layers, and at possibly different signal velocities . Despite being transmitted simultaneously as a single word , signals on a parallel interface have different travel duration and arrive at their destinations at different times. When the interface clock period is shorter than

1162-410: A slot of its physical size or larger (with x16 as the largest used), but may not fit into a smaller PCI Express slot; for example, a x16 card may not fit into a x4 or x8 slot. Some slots use open-ended sockets to permit physically longer cards and negotiate the best available electrical and logical connection. The number of lanes actually connected to a slot may also be fewer than the number supported by

1245-497: A slot to transmit video signals from the host CPU's integrated graphics instead of PCIe, using a supported add-in. The PCIe transaction-layer protocol can also be used over some other interconnects, which are not electrically PCIe: While in early development, PCIe was initially referred to as HSI (for High Speed Interconnect ), and underwent a name change to 3GIO (for 3rd Generation I/O ) before finally settling on its PCI-SIG name PCI Express . A technical working group named

1328-514: A subset of these widths, with link widths in between using the next larger physical slot size. As a point of reference, a PCI-X (133 MHz 64-bit) device and a PCI Express 1.0 device using four lanes (x4) have roughly the same peak single-direction transfer rate of 1064 MB/s. The PCI Express bus has the potential to perform better than the PCI-X bus in cases where multiple devices are transferring data simultaneously, or if communication with

1411-409: A transfer rate of 250 MB/s per lane. The PCI-SIG also expects the norm to evolve to reach 500 MB/s, as in PCI Express 2.0. An example of the uses of Cabled PCI Express is a metal enclosure, containing a number of PCIe slots and PCIe-to-ePCIe adapter circuitry. This device would not be possible had it not been for the ePCIe specification. OCuLink (standing for "optical-copper link", since Cu

1494-586: Is embedded within the serial signal itself. As such, typical bandwidth limitations on serial signals are in the multi-gigahertz range. PCI Express is one example of the general trend toward replacing parallel buses with serial interconnects; other examples include Serial ATA (SATA), USB , Serial Attached SCSI (SAS), FireWire (IEEE 1394), and RapidIO . In digital video, examples in common use are DVI , HDMI , and DisplayPort . Multichannel serial design increases flexibility with its ability to allocate fewer lanes for slower devices. A PCI Express card fits into

1577-408: Is a standard for connecting graphics processing units (GPUs) to computer power supplies for up to 600 W power delivery. It was introduced in 2022 to supersede the previous 6- and 8-pin power connectors for GPUs. The primary aim was to cater to the increasing power requirements of high-performance GPUs. It was replaced by a minor revision called 12V-2x6, which changed the connector to ensure that

1660-475: Is also used in a variety of other standards — most notably the laptop expansion card interface called ExpressCard . It is also used in the storage interfaces of SATA Express , U.2 (SFF-8639) and M.2 . Formal specifications are maintained and developed by the PCI-SIG (PCI Special Interest Group ) — a group of more than 900 companies that also maintains the conventional PCI specifications. Conceptually,

1743-429: Is composed of one or more lanes . Low-speed peripherals (such as an 802.11 Wi-Fi card ) use a single-lane (x1) link, while a graphics adapter typically uses a much wider and therefore faster 16-lane (x16) link. A lane is composed of two differential signaling pairs, with one pair for receiving data and the other for transmitting. Thus, each lane is composed of four wires or signal traces . Conceptually, each lane

SECTION 20

#1732787569418

1826-481: Is critical for making most of the available computational resources. Nvidia's initial release, the GeForce FX 5800, was intended as a high-end part. At the time, there were no GeForce FX products for the other segments of the market. The GeForce 4 MX continued in its role as the budget video card and the older GeForce 4 Ti cards filled in the mid-range. In April 2003, the company introduced the GeForce FX 5600 and

1909-434: Is encapsulated in packets. The work of packetizing and de-packetizing data and status-message traffic is handled by the transaction layer of the PCI Express port (described later). Radical differences in electrical signaling and bus protocol require the use of a different mechanical form factor and expansion connectors (and thus, new motherboards and new adapter boards); PCI slots and PCI Express slots are not interchangeable. At

1992-497: Is expressed in transfers per second instead of bits per second because the number of transfers includes the overhead bits, which do not provide additional throughput; PCIe 1.x uses an 8b/10b encoding scheme, resulting in a 20% (= 2/10) overhead on the raw channel bandwidth. So in the PCIe terminology, transfer rate refers to the encoded bit rate: 2.5 GT/s is 2.5 Gbit/s on the encoded serial link. This corresponds to 2.0 Gbit/s of pre-coded data or 250 MB/s, which

2075-502: Is referred to as throughput in PCIe. In 2005, PCI-SIG introduced PCIe 1.1. This updated specification includes clarifications and several improvements, but is fully compatible with PCI Express 1.0a. No changes were made to the data rate. PCI-SIG announced the availability of the PCI Express Base 2.0 specification on 15 January 2007. The PCIe 2.0 standard doubles the transfer rate compared with PCIe 1.0 to 5   GT/s and

2158-508: Is the chemical symbol for copper ) is an extension for the "cable version of PCI Express". Version 1.0 of OCuLink, released in Oct 2015, supports up to 4 PCIe 3.0 lanes (3.9 GB/s) over copper cabling; a fiber optic version may appear in the future. The most recent version of OCuLink, OCuLink-2, supports up to 16 GB/s (PCIe 4.0 x8) while the maximum bandwidth of a USB 4 cable is 10GB/s. While initially intended for use in laptops for

2241-447: Is to never have to report to anyone that their son "was killed in an operation called 'Bunnyhug' or 'Ballyhoo'." Presently, British forces tend to use one-word names, presumably in keeping with their post-World War II policy of reserving single words for operations and two-word names for exercises. British operation code names are usually randomly generated by a computer and rarely reveal its components or any political implications unlike

2324-408: Is used as a full-duplex byte stream , transporting data packets in eight-bit "byte" format simultaneously in both directions between endpoints of a link. Physical PCI Express links may contain 1, 4, 8 or 16 lanes. Lane counts are written with an "x" prefix (for example, "x8" represents an eight-lane card or slot), with x16 being the largest size in common use. Lane sizes are also referred to via

2407-607: The Allies referring to nations, cities, geographical features, military units, military operations, diplomatic meetings, places, and individual persons were agreed upon, adapting pre-war naming procedures in use by the governments concerned. In the British case names were administered and controlled by the Inter Services Security Board (ISSB) staffed by the War Office . This procedure was coordinated with

2490-565: The Arapaho Work Group (AWG) drew up the standard. For initial drafts, the AWG consisted only of Intel engineers; subsequently, the AWG expanded to include industry partners. Since, PCIe has undergone several large and smaller revisions, improving on performance and other features. In 2003, PCI-SIG introduced PCIe 1.0a, with a per-lane data rate of 250 MB/s and a transfer rate of 2.5 gigatransfers per second (GT/s). Transfer rate

2573-714: The Asus Eee PC , the Apple MacBook Air , and the Dell mini9 and mini10) use a variant of the PCI Express Mini Card as an SSD . This variant uses the reserved and several non-reserved pins to implement SATA and IDE interface passthrough, keeping only USB, ground lines, and sometimes the core PCIe x1 bus intact. This makes the "miniPCIe" flash and solid-state drives sold for netbooks largely incompatible with true PCI Express Mini implementations. Also,

GeForce FX series - Misplaced Pages Continue

2656-591: The root complex (host). Because of its shared bus topology, access to the older PCI bus is arbitrated (in the case of multiple masters), and limited to one master at a time, in a single direction. Furthermore, the older PCI clocking scheme limits the bus clock to the slowest peripheral on the bus (regardless of the devices involved in the bus transaction). In contrast, a PCI Express bus link supports full-duplex communication between any two endpoints, with no inherent limitation on concurrent access across multiple endpoints. In terms of bus protocol, PCI Express communication

2739-531: The 5800 even when utilizing more common DDR SDRAM instead of DDR2. The 5900 Ultra performed somewhat better than the Radeon 9800 Pro in games not heavily using shader model 2, and had a quieter cooling system than the 5800. In October 2003, Nvidia released the GeForce FX 5700 and GeForce FX 5950. The 5700 was a mid-range card using the NV36 GPU with technology from NV35 while the 5950 was a high-end card again using

2822-572: The Allies throughout the Pacific theater of war. This type of naming scheme differs from the other use of code names in that it does not have to be kept secret, but is a means of identification where the official nomenclature is unknown or uncertain. The policy of recognition reporting names was continued into the Cold War for Soviet, other Warsaw Pact , and Communist Chinese aircraft. Although this

2905-773: The American code name for the attack on the subtropical island of Okinawa in World War II was Operation Iceberg . The Soviet Union's project to base missiles in Cuba was named Operation Anadyr after their closest bomber base to the US (just across the Bering Strait from Nome, Alaska). The names of colors are generally avoided in American practice to avoid confusion with meteorological reporting practices. Britain, in contrast, made deliberately non-meaningful use of them, through

2988-570: The American names (e.g., the 2003 invasion of Iraq was called "Operation Telic" compared to Americans' "Operation Iraqi Freedom", obviously chosen for propaganda rather than secrecy). Americans prefer two-word names, whereas the Canadians and Australians use either. The French military currently prefer names drawn from nature (such as colors or the names of animals), for instance Opération Daguet ("brocket deer") or Opération Baliste ("Triggerfish"). The CIA uses alphabetical prefixes to designate

3071-583: The GeForce 3 technology. With real-time 3D graphics technology continually advancing, the release of DirectX 9.0 brought further refinement of programmable pipeline technology with the arrival of Shader Model 2.0. The GeForce FX series is Nvidia's first generation Direct3D 9-compliant hardware. The series was manufactured on TSMC 's 130 nm fabrication process. It is compliant with Shader Model 2.0/2.0A, allowing more flexibility in complex shader/fragment programs and much higher arithmetic precision. It supports

3154-532: The GeForce FX 5200 to address the other market segments. Each had an "Ultra" variant and a slower, budget-oriented variant and all used conventional single-slot cooling solutions. The 5600 Ultra had respectable performance overall but it was slower than the Radeon 9600 Pro and sometimes slower than the GeForce 4 Ti series. The FX 5200 did not perform as well as the DirectX 7.0 generation GeForce 4 MX440 or Radeon 9000 Pro in some benchmarks. In May 2003, Nvidia launched

3237-476: The GeForce FX 5900 Ultra, a new high-end product to replace the low-volume and disappointing FX 5800. Based upon a revised GPU called NV35, which fixed some of the DirectX 9 shortcomings of the discontinued NV30, this product was more competitive with the Radeon 9700 and 9800. In addition to redesigning parts of the GPU, the company moved to a 256-bit memory data bus, allowing for significantly higher memory bandwidth than

3320-717: The Huron River platform. Notebooks such as Lenovo's ThinkPad T, W and X series, released in March–April 2011, have support for an mSATA SSD card in their WWAN card slot. The ThinkPad Edge E220s/E420s, and the Lenovo IdeaPad Y460/Y560/Y570/Y580 also support mSATA. On the contrary, the L-series among others can only support M.2 cards using the PCIe standard in the WWAN slot. Some notebooks (notably

3403-478: The NV35 GPU but with additional clock speed. The 5950 also featured a redesigned version of the 5800's FlowFX cooler, this time using a larger, slower fan and running much quieter as a result. The 5700 provided strong competition for the Radeon 9600 XT in games limited to light use of shader model 2. The 5950 was competitive with the Radeon 9800 XT, again as long as pixel shaders were lightly used. In December 2003,

GeForce FX series - Misplaced Pages Continue

3486-491: The PCI Express bus is a high-speed serial replacement of the older PCI/PCI-X bus. One of the key differences between the PCI Express bus and the older PCI is the bus topology; PCI uses a shared parallel bus architecture, in which the PCI host and all devices share a common set of address, data, and control lines. In contrast, PCI Express is based on point-to-point topology , with separate serial links connecting every device to

3569-400: The PCI Express peripheral is bidirectional . PCI Express devices communicate via a logical connection called an interconnect or link . A link is a point-to-point communication channel between two PCI Express ports allowing both of them to send and receive ordinary PCI requests (configuration, I/O or memory read/write) and interrupts ( INTx , MSI or MSI-X ). At the physical level, a link

3652-506: The PCIe x1 Mini-Card slot that typically do not support mSATA SSD. A list of desktop boards that natively support mSATA in the PCIe x1 Mini-Card slot (typically multiplexed with a SATA port) is provided on the Intel Support site. M.2 replaces the mSATA standard and Mini PCIe. Computer bus interfaces provided through the M.2 connector are PCI Express 3.0 (up to four lanes), Serial ATA 3.0, and USB 3.0 (a single logical port for each of

3735-640: The Second World War, the British allocation practice favored one-word code names ( Jubilee , Frankton ). That of the Americans favored longer compound words, although the name Overlord was personally chosen by Winston Churchill himself. Many examples of both types can be cited, as can exceptions. Winston Churchill was particular about the quality of code names. He insisted that code words, especially for dangerous operations, would be not overly grand nor petty nor common. One emotional goal he mentions

3818-509: The United States code names are commonly set entirely in upper case. This is not done in other countries, though for the UK in British documents the code name is in upper case while operation is shortened to OP e.g., "Op. TELIC". This presents an opportunity for a bit of public-relations ( Operation Just Cause ), or for controversy over the naming choice (Operation Infinite Justice, renamed Operation Enduring Freedom ). Computers are now used to aid in

3901-427: The United States when it entered the war . Random lists of names were issued to users in alphabetical blocks of ten words and were selected as required. Words became available for re-use after six months and unused allocations could be reassigned at discretion and according to need. Judicious selection from the available allocation could result in clever meanings and result in an aptronym or backronym , although policy

3984-471: The architecture due to architectural weaknesses and a resulting heavy reliance on optimized pixel shader code. While the architecture was compliant overall with the DirectX 9 specification, it was optimized for performance with 16-bit shader code, which is less than the 24-bit minimum that the standard requires. When 32-bit shader code is used, the architecture's performance is severely hampered. Proper instruction ordering and instruction composition of shader code

4067-521: The card is wake capable. All PCI express cards may consume up to 3  A at +3.3  V ( 9.9  W ). The amount of +12 V and total power they may consume depends on the form factor and the role of the card: Optional connectors add 75  W (6-pin) or 150  W (8-pin) of +12 V power for up to 300  W total ( 2 × 75 W + 1 × 150 W ). Some cards use two 8-pin connectors, but this has not been standardized yet as of 2018 , therefore such cards must not carry

4150-440: The case of the 5900 and 5950 models, but it is much less competitive across the entire range for software that primarily uses DirectX 9 features. Its weak performance in processing Shader Model 2 programs is caused by several factors. The NV3x design has less overall parallelism and calculation throughput than its competitors. It is more difficult, compared to GeForce 6 and ATI Radeon R300 series , to achieve high efficiency with

4233-602: The code name " Frogfoot ". However, some names were appropriate, such as "Condor" for the Antonov An-124 , or, most famously, "Fulcrum" for the Mikoyan MiG-29 , which had a "pivotal" role in Soviet air-strategy. Code names were adopted by the following process. Aerial or space reconnaissance would note a new aircraft at a Warsaw Pact airbase. The intelligence units would then assign it a code name consisting of

SECTION 50

#1732787569418

4316-493: The company launched the GeForce FX 5900XT, a graphics card intended for the mid-range segment. It was similar to the 5900 Ultra, but clocked slower and used slower memory. It more thoroughly competed with Radeon 9600 XT, but was still behind in a few shader-intense scenarios. The GeForce FX line moved to PCI Express in early 2004 with a number of models, including the PCX 5300, PCX 5750, PCX 5900, and PCX 5950. These cards were largely

4399-464: The company's products. Hardware based on the NV30 project didn't launch until near the end of 2002, several months after ATI had released their competing DirectX 9 architecture. GeForce FX is an architecture designed with DirectX 7, 8 and 9 software in mind. Its performance for DirectX 7 and 8 was generally equal to ATI's competing products with the mainstream versions of the chips, and somewhat faster in

4482-525: The conductors on each side of the edge connector on a PCI Express card. The solder side of the printed circuit board (PCB) is the A-side, and the component side is the B-side. PRSNT1# and PRSNT2# pins must be slightly shorter than the rest, to ensure that a hot-plugged card is fully inserted. The WAKE# pin uses full voltage to wake the computer, but must be pulled high from the standby power to indicate that

4565-410: The connection of powerful external GPU boxes, OCuLink's popularity lies primarily in its use for PCIe interconnections in servers, a more prevalent application. Numerous other form factors use, or are able to use, PCIe. These include: The PCIe slot connector can also carry protocols other than PCIe. Some 9xx series Intel chipsets support Serial Digital Video Out , a proprietary technology that uses

4648-553: The first cards to come equipped with a large dual-slot cooler. Called "Flow FX", the cooler was very large in comparison to ATI's small, single-slot cooler on the 9700 series. It was jokingly referred to as the "Dustbuster", due to a high level of fan noise. The advertising campaign for the GeForce FX featured the Dawn , which was the work of several veterans from the computer animation Final Fantasy: The Spirits Within . Nvidia touted it as "The Dawn of Cinematic Computing". Nvidia debuted

4731-519: The full transfer rate. Standard mechanical sizes are x1, x4, x8, and x16. Cards using a number of lanes other than the standard mechanical sizes need to physically fit the next larger mechanical size (e.g. an x2 card uses the x4 size, or an x12 card uses the x16 size). The cards themselves are designed and manufactured in various sizes. For example, solid-state drives (SSDs) that come in the form of PCI Express cards often use HHHL (half height, half length) and FHHL (full height, half length) to describe

4814-453: The largest time difference between signal arrivals, recovery of the transmitted word is no longer possible. Since timing skew over a parallel bus can amount to a few nanoseconds, the resulting bandwidth limitation is in the range of hundreds of megahertz. A serial interface does not exhibit timing skew because there is only one differential signal in each direction within each lane, and there is no external clock signal since clocking information

4897-495: The latter two). It is up to the manufacturer of the M.2 host or device to choose which interfaces to support, depending on the desired level of host support and device type. PCI Express External Cabling (also known as External PCI Express , Cabled PCI Express , or ePCIe ) specifications were released by the PCI-SIG in February 2007. Standard cables and connectors have been defined for x1, x4, x8, and x16 link widths, with

4980-435: The newer M.2 form factor for this purpose. Due to different dimensions, PCI Express Mini Cards are not physically compatible with standard full-size PCI Express slots; however, passive adapters exist that let them be used in full-size slots. Dimensions of PCI Express Mini Cards are 30 mm × 50.95 mm (width × length) for a Full Mini Card. There is a 52-pin edge connector , consisting of two staggered rows on

5063-560: The official PCI Express logo. This configuration allows 375 W total ( 1 × 75 W + 2 × 150 W ) and will likely be standardized by PCI-SIG with the PCI Express 4.0 standard. The 8-pin PCI Express connector could be confused with the EPS12V connector, which is mainly used for powering SMP and multi-core systems. The power connectors are variants of the Molex Mini-Fit Jr. series connectors. The 16-pin 12VHPWR connector

SECTION 60

#1732787569418

5146-441: The official abbreviation of the base, then a letter, for example, "Ram-A", signifying an aircraft sighted at Ramenskoye Airport . Missiles were given designations like "TT-5", for the fifth rocket seen at Tyura-Tam . When more information resulted in knowing a bit about what a missile was used for, it would be given a designation like "SS-6", for the sixth surface-to-surface missile design reported. Finally, when either an aircraft or

5229-515: The official name of the final product, a practice that was started in 2002 with Mac OS X v10.2 "Jaguar". Google and the AOSP also used this for their Android operating system until 2013, where the code name was different from the release name. PCI Express PCI Express ( Peripheral Component Interconnect Express ), officially abbreviated as PCIe or PCI-e , is a high-speed serial computer expansion bus standard, designed to replace

5312-455: The older PCI , PCI-X and AGP bus standards. It is the common motherboard interface for personal computers' graphics cards , capture cards , sound cards , hard disk drive host adapters , SSDs , Wi-Fi , and Ethernet hardware connections. PCIe has numerous improvements over the older standards, including higher maximum system bus throughput, lower I/O pin count and smaller physical footprint, better performance scaling for bus devices,

5395-461: The other being v1.1 or v1.0a. The PCI-SIG also said that PCIe 2.0 features improvements to the point-to-point data transfer protocol and its software architecture. Intel 's first PCIe 2.0 capable chipset was the X38 and boards began to ship from various vendors ( Abit , Asus , Gigabyte ) as of 21 October 2007. AMD started supporting PCIe 2.0 with its AMD 700 chipset series and nVidia started with

5478-406: The overall link width. The lane count is automatically negotiated during device initialization and can be restricted by either endpoint. For example, a single-lane PCI Express (x1) card can be inserted into a multi-lane slot (x4, x8, etc.), and the initialization cycle auto-negotiates the highest mutually supported lane count. The link can dynamically down-configure itself to use fewer lanes, providing

5561-507: The part of the agency supporting an operation. In many cases with the United States, the first word of the name has to do with the intent of the program. Programs with "have" as the first word, such as Have Blue for the stealth fighter development, are developmental programs, not meant to produce a production aircraft. Programs that start with Senior, such as Senior Trend for the F-117, are for aircraft in testing meant to enter production. In

5644-452: The per-lane throughput rises from 250 MB/s to 500 MB/s. Consequently, a 16-lane PCIe connector (x16) can support an aggregate throughput of up to 8 GB/s. PCIe 2.0 motherboard slots are fully backward compatible with PCIe v1.x cards. PCIe 2.0 cards are also generally backward compatible with PCIe 1.x motherboards, using the available bandwidth of PCI Express 1.1. Overall, graphic cards or motherboards designed for v2.0 work, with

5727-540: The physical dimensions of the card. Modern (since c.  2012 ) gaming video cards usually exceed the height as well as thickness specified in the PCI Express standard, due to the need for more capable and quieter cooling fans , as gaming video cards often emit hundreds of watts of heat. Modern computer cases are often wider to accommodate these taller cards, but not always. Since full-length cards (312 mm) are uncommon, modern cases sometimes cannot fit those. The thickness of these cards also typically occupies

5810-409: The physical slot size. An example is a x16 slot that runs at x4, which accepts any x1, x2, x4, x8 or x16 card, but provides only four lanes. Its specification may read as "x16 (x4 mode)", while "mechanical @ electrical" notation (e.g. "x16 @ x4") is also common. The advantage is that such slots can accommodate a larger range of PCI Express cards without requiring motherboard hardware to support

5893-666: The same as their AGP predecessors with similar model numbers. To operate on the PCIe bus, an AGP-to-PCIe " HSI bridge " chip on the video card converted the PCIe signals into AGP signals for the GPU. Also in 2004, the GeForce FX 5200 / 5300 series that utilized the NV34 GPU received a new member with the FX 5500. The GeForce FX Go 5 series for notebooks architecture. NVIDIA has ceased driver support for GeForce FX series. Windows 95/98/Me Driver Archive Windows XP/2000 Driver Archive Codename During World War I , names common to

5976-452: The selection. And further, there is a distinction between the secret names during former wars and the published names of recent ones. A project code name is a code name (usually a single word, short phrase or acronym) which is given to a project being developed by industry , academia , government, and other concerns. Project code names are typically used for several reasons: Different organizations have different policies regarding

6059-589: The sense pins only make contact if the power pins are seated properly. PCI Express Mini Card (also known as Mini PCI Express , Mini PCIe , Mini PCI-E , mPCIe , and PEM ), based on PCI Express, is a replacement for the Mini PCI form factor. It is developed by the PCI-SIG . The host device supports both PCI Express and USB  2.0 connectivity, and each card may use either standard. Most laptop computers built after 2005 use PCI Express for expansion cards; however, as of 2015 , many vendors are moving toward using

6142-478: The series offer double fill-rate in z-buffer /stencil-only passes. The series also brought improvements to the company's video processing hardware, in the form of the Video Processing Engine (VPE), which was first deployed in the GeForce 4 MX. The primary addition, compared to previous Nvidia GPUs, was per-pixel video- deinterlacing . The initial version of the GeForce FX (the 5800) was one of

6225-443: The software level, PCI Express preserves backward compatibility with PCI; legacy PCI system software can detect and configure newer PCI Express devices without explicit support for the PCI Express standard, though new PCI Express features are inaccessible. The PCI Express link between two devices can vary in size from one to 16 lanes . In a multi-lane link, the packet data is striped across lanes, and peak data throughput scales with

6308-782: The space of 2 to 5 PCIe slots. In fact, even the methodology of how to measure the cards varies between vendors, with some including the metal bracket size in dimensions and others not. For instance, comparing three high-end video cards released in 2020: a Sapphire Radeon RX 5700 XT card measures 135 mm in height (excluding the metal bracket), which exceeds the PCIe standard height by 28 mm, another Radeon RX 5700 XT card by XFX measures 55 mm thick (i.e. 2.7 PCI slots at 20.32 mm), taking up 3 PCIe slots, while an Asus GeForce RTX 3080 video card takes up two slots and measures 140.1   mm × 318.5   mm × 57.8   mm, exceeding PCI Express' maximum height, length, and thickness respectively. The following table identifies

6391-571: The system of rainbow codes . Although German and Italian aircraft were not given code names by their Allied opponents, in 1942, Captain Frank T. McCoy, an intelligence officer of the USAAF , invented a system for the identification of Japanese military aircraft. Initially using short, " hillbilly " boys' names such as " Pete ", " Jake ", and " Rufe ", the system was later extended to include girls' names and names of trees and birds, and became widely used by

6474-453: The terms "width" or "by" e.g., an eight-lane slot could be referred to as a "by 8" or as "8 lanes wide." For mechanical card sizes, see below . The bonded serial bus architecture was chosen over the traditional parallel bus because of the inherent limitations of the latter, including half-duplex operation, excess signal count, and inherently lower bandwidth due to timing skew . Timing skew results from separate electrical signals within

6557-450: The typical Asus miniPCIe SSD is 71 mm long, causing the Dell 51 mm model to often be (incorrectly) referred to as half length. A true 51 mm Mini PCIe SSD was announced in 2009, with two stacked PCB layers that allow for higher storage capacity. The announced design preserves the PCIe interface, making it compatible with the standard mini PCIe slot. No working product has yet been developed. Intel has numerous desktop boards with

6640-438: The use and publication of project code names. Some companies take great pains to never discuss or disclose project code names outside of the company (other than with outside entities who have a need to know, and typically are bound with a non-disclosure agreement ). Other companies never use them in official or formal communications, but widely disseminate project code names through informal channels (often in an attempt to create

6723-710: Was called the Manhattan Project , derived from the Manhattan Engineer District which managed the program. The code name for the American A-12 / SR-71 spy plane project, producing the fastest, highest-flying aircraft in the world, was Oxcart . The American group that planned that country's first ICBM was called the Teapot Committee . Although the word could stand for a menace to shipping (in this case, that of Japan),

6806-673: Was started by the Air Standards Co-ordinating Committee (ASCC) formed by the United States, United Kingdom, Canada, Australia, and New Zealand, it was extended throughout NATO as the NATO reporting name for aircraft, rockets and missiles. These names were considered by the Soviets as being like a nickname given to one's unit by the opponents in a battle. The Soviets did not like the Sukhoi Su-25 getting

6889-444: Was to select words that had no obviously deducible connection with what they were supposed to be concealing. Those for the major conference meetings had a partial naming sequence referring to devices or instruments which had a number as part of their meaning, e.g., the third meeting was "TRIDENT". Joseph Stalin , whose last name means "man of steel", was given the name "GLYPTIC", meaning "an image carved out of stone". Ewen Montagu ,

#417582