Misplaced Pages

#169830

66-469: RX100 may refer to: Sony Cyber-shot DSC-RX100 , a digital camera Yamaha RX 100 , a motorcycle RX-100, an Indonesian RX-family rocket RX 100 , a 2018 Indian Telugu-language film [REDACTED] Topics referred to by the same term This disambiguation page lists articles associated with the same title formed as a letter–number combination. If an internal link led you here, you may wish to change

132-528: A 3 μm process . The Hitachi HM6147 chip was able to match the performance (55/70   ns access) of the Intel 2147 HMOS chip, while the HM6147 also consumed significantly less power (15   mA ) than the 2147 (110   mA). With comparable performance and much less power consumption, the twin-well CMOS process eventually overtook NMOS as the most common semiconductor manufacturing process for computers in

198-419: A 350   nm CMOS process, while Hitachi and NEC commercialized 250   nm CMOS. Hitachi introduced a 160   nm CMOS process in 1995, then Mitsubishi introduced 150   nm CMOS in 1996, and then Samsung Electronics introduced 140   nm in 1999. In 2000, Gurtej Singh Sandhu and Trung T. Doan at Micron Technology invented atomic layer deposition High-κ dielectric films , leading to

264-471: A 20   μm semiconductor manufacturing process before gradually scaling to a 10 μm process over the next several years. CMOS technology was initially overlooked by the American semiconductor industry in favour of NMOS, which was more powerful at the time. However, CMOS was quickly adopted and further advanced by Japanese semiconductor manufacturers due to its low power consumption, leading to

330-561: A CMOS IC chip for a Seiko quartz watch in 1969, and began mass-production with the launch of the Seiko Analog Quartz 38SQW watch in 1971. The first mass-produced CMOS consumer electronic product was the Hamilton Pulsar "Wrist Computer" digital watch, released in 1970. Due to low power consumption, CMOS logic has been widely used for calculators and watches since the 1970s. The earliest microprocessors in

396-464: A CMOS circuit. This example shows a NAND logic device drawn as a physical representation as it would be manufactured. The physical layout perspective is a "bird's eye view" of a stack of layers. The circuit is constructed on a P-type substrate. The polysilicon , diffusion, and n-well are referred to as "base layers" and are actually inserted into trenches of the P-type substrate. (See steps 1 to 6 in

462-482: A CMOS device: P = 0.5 C V 2 f {\displaystyle P=0.5CV^{2}f} . Since most gates do not operate/switch at every clock cycle , they are often accompanied by a factor α {\displaystyle \alpha } , called the activity factor. Now, the dynamic power dissipation may be re-written as P = α C V 2 f {\displaystyle P=\alpha CV^{2}f} . A clock in

528-443: A PMOS transistor creates low resistance between its source and drain contacts when a low gate voltage is applied and high resistance when a high gate voltage is applied. On the other hand, the composition of an NMOS transistor creates high resistance between source and drain when a low gate voltage is applied and low resistance when a high gate voltage is applied. CMOS accomplishes current reduction by complementing every nMOSFET with

594-401: A brief spike in power consumption and becomes a serious issue at high frequencies. The adjacent image shows what happens when an input is connected to both a PMOS transistor (top of diagram) and an NMOS transistor (bottom of diagram). Vdd is some positive voltage connected to a power supply and Vss is ground. A is the input and Q is the output. When the voltage of A is low (i.e. close to Vss),

660-456: A close relative of CMOS. He invented complementary flip-flop and inverter circuits, but did no work in a more complex complementary logic. He was the first person able to put p-channel and n-channel TFTs in a circuit on the same substrate. Three years earlier, John T. Wallmark and Sanford M. Marcus published a variety of complex logic functions implemented as integrated circuits using JFETs , including complementary memory circuits. Frank Wanlass

726-462: A high density of logic functions on a chip. It was primarily for this reason that CMOS became the most widely used technology to be implemented in VLSI chips. The phrase "metal–oxide–semiconductor" is a reference to the physical structure of MOS field-effect transistors , having a metal gate electrode placed on top of an oxide insulator, which in turn is on top of a semiconductor material . Aluminium

SECTION 10

#1732801082170

792-598: A new edition of the camera called the RX100 II. New features included: On 23 July 2013, Swedish luxury camera manufacturer Hasselblad announced the 'Stellar', a compact camera based on the DSC-RX100, incorporating a wooden or carbon grip. On 1 November 2013, Hasselblad announced another three cosmetic variants of the camera, named the Stellar Special Edition. On 26 November 2014, Hasselblad announced

858-431: A pMOSFET and connecting both gates and both drains together. A high voltage on the gates will cause the nMOSFET to conduct and the pMOSFET not to conduct, while a low voltage on the gates causes the reverse. This arrangement greatly reduces power consumption and heat generation. However, during the switching time, both pMOS and nMOS MOSFETs conduct briefly as the gate voltage transitions from one state to another. This induces

924-512: A rectangular piece of silicon of often between 10 and 400 mm . CMOS always uses all enhancement-mode MOSFETs (in other words, a zero gate-to-source voltage turns the transistor off). CMOS circuits are constructed in such a way that all P-type metal–oxide–semiconductor (PMOS) transistors must have either an input from the voltage source or from another PMOS transistor. Similarly, all NMOS transistors must have either an input from ground or from another NMOS transistor. The composition of

990-413: A small period of time in which current will find a path directly from V DD to ground, hence creating a short-circuit current , sometimes called a crowbar current. Short-circuit power dissipation increases with the rise and fall time of the transistors. This form of power consumption became significant in the 1990s as wires on chip became narrower and the long wires became more resistive. CMOS gates at

1056-425: A system has an activity factor α=1, since it rises and falls every cycle. Most data has an activity factor of 0.1. If correct load capacitance is estimated on a node together with its activity factor, the dynamic power dissipation at that node can be calculated effectively. Since there is a finite rise/fall time for both pMOS and nMOS, during transition, for example, from off to on, both the transistors will be on for

1122-443: A trade-off for devices to become slower. To speed up designs, manufacturers have switched to constructions that have lower voltage thresholds but because of this a modern NMOS transistor with a V th of 200 mV has a significant subthreshold leakage current. Designs (e.g. desktop processors) which include vast numbers of circuits which are not actively switching still consume power because of this leakage current. Leakage power

1188-465: Is a high-end compact camera part of the wider Sony RX series. It started with the DSC-RX100, announced on 6 June 2012, and is part of the Cyber-shot RX line of digital cameras made by Sony . Seven annual generations have been released so far until 2019, all equipped with a one-inch 20- Megapixel image sensor and rotary knob around the lens. Filming at up to 1080p (Full HD) at 60 fps

1254-471: Is a significant portion of the total power consumed by such designs. Multi-threshold CMOS (MTCMOS), now available from foundries, is one approach to managing leakage power. With MTCMOS, high V th transistors are used when switching speed is not critical, while low V th transistors are used in speed sensitive paths. Further technology advances that use even thinner gate dielectrics have an additional leakage component because of current tunnelling through

1320-405: Is connected to V SS and an N-type n-well tap is connected to V DD to prevent latchup . CMOS logic dissipates less power than NMOS logic circuits because CMOS dissipates power only when switching ("dynamic power"). On a typical ASIC in a modern 90 nanometer process, switching the output might take 120 picoseconds, and happens once every ten nanoseconds. NMOS logic dissipates power whenever

1386-461: Is connected together in metal (illustrated in cyan coloring). Connections between metal and polysilicon or diffusion are made through contacts (illustrated as black squares). The physical layout example matches the NAND logic circuit given in the previous example. The N device is manufactured on a P-type substrate while the P device is manufactured in an N-type well (n-well). A P-type substrate "tap"

SECTION 20

#1732801082170

1452-488: Is supported by the first three generations, the third additionally with 720p at 120fps, and up to 2160p (4K) at 30fps and 1080p at 120fps high frame rate video since the fourth. The original RX100 was named as the  "European Advanced Compact Camera for 2012–2013"  by the European Imaging and Sound Association (EISA) and one of the 'Best Inventions of 2012' by TIME . In June 2013, Sony unveiled

1518-469: Is that both low-to-high and high-to-low output transitions are fast since the (PMOS) pull-up transistors have low resistance when switched on, unlike the load resistors in NMOS logic. In addition, the output signal swings the full voltage between the low and high rails. This strong, more nearly symmetric response also makes CMOS more resistant to noise. See Logical effort for a method of calculating delay in

1584-450: Is the duality that exists between its PMOS transistors and NMOS transistors. A CMOS circuit is created to allow a path always to exist from the output to either the power source or ground. To accomplish this, the set of all paths to the voltage source must be the complement of the set of all paths to ground. This can be easily accomplished by defining one in terms of the NOT of the other. Due to

1650-460: Is very small compared to sub threshold and tunnelling currents, so these may be neglected during power calculations. If the ratios do not match, then there might be different currents of PMOS and NMOS; this may lead to imbalance and thus improper current causes the CMOS to heat up and dissipate power unnecessarily. Furthermore, recent studies have shown that leakage power reduces due to aging effects as

1716-431: The 1970s. The Intel 5101 (1   kb SRAM ) CMOS memory chip (1974) had an access time of 800   ns , whereas the fastest NMOS chip at the time, the Intel 2147 (4   kb SRAM) HMOS memory chip (1976), had an access time of 55/70   ns. In 1978, a Hitachi research team led by Toshiaki Masuhara introduced the twin-well Hi-CMOS process, with its HM6147 (4   kb SRAM) memory chip, manufactured with

1782-488: The 1980s. In the 1980s, CMOS microprocessors overtook NMOS microprocessors. NASA 's Galileo spacecraft, sent to orbit Jupiter in 1989, used the RCA 1802 CMOS microprocessor due to low power consumption. Intel introduced a 1.5 μm process for CMOS semiconductor device fabrication in 1983. In the mid-1980s, Bijan Davari of IBM developed high-performance, low-voltage, deep sub-micron CMOS technology, which enabled

1848-466: The A or B inputs is low, one of the NMOS transistors will not conduct, one of the PMOS transistors will, and a conductive path will be established between the output and V dd (voltage source), bringing the output high. As the only configuration of the two inputs that results in a low output is when both are high, this circuit implements a NAND (NOT AND) logic gate. An advantage of CMOS over NMOS logic

1914-456: The CMOS device. Clamp diodes are included in CMOS circuits to deal with these signals. Manufacturers' data sheets specify the maximum permitted current that may flow through the diodes. Besides digital applications, CMOS technology is also used in analog applications. For example, there are CMOS operational amplifier ICs available in the market. Transmission gates may be used as analog multiplexers instead of signal relays . CMOS technology

1980-455: The MOSFET pair is always off, the series combination draws significant power only momentarily during switching between on and off states. Consequently, CMOS devices do not produce as much waste heat as other forms of logic, like NMOS logic or transistor–transistor logic (TTL), which normally have some standing current even when not changing state. These characteristics allow CMOS to integrate

2046-450: The NMOS transistor's channel is in a high resistance state, disconnecting Vss from Q. The PMOS transistor's channel is in a low resistance state, connecting Vdd to Q. Q, therefore, registers Vdd. On the other hand, when the voltage of A is high (i.e. close to Vdd), the PMOS transistor is in a high resistance state, disconnecting Vdd from Q. The NMOS transistor is in a low resistance state, connecting Vss to Q. Now, Q registers Vss. In short,

RX100 - Misplaced Pages Continue

2112-416: The PMOS transistors (top half) will conduct, and a conductive path will be established between the output and V ss (ground), bringing the output low. If both of the A and B inputs are low, then neither of the NMOS transistors will conduct, while both of the PMOS transistors will conduct, establishing a conductive path between the output and V dd (voltage source), bringing the output high. If either of

2178-556: The RX100 V. In this update, Sony improved the performance of the camera claiming the world's fastest auto focus, the world's most auto focus points, and the world's fastest continuous shooting for a compact fixed-lens camera. Sony's claim of fastest auto focusing speed is that the camera can lock in focus in as little as .05 seconds. Sony increased the number of focus points taken per shot to 315, and also improved continuous shooting performance enabling up to 150 continuous shots to be taken at

2244-707: The Stellar II based on the DSC-RX100 II. The Cyber-shot DSC-RX100 III was released in June 2014. The camera had a new Bionz X processor, as used in the Sony Alpha 77 II, and a new Zeiss Vario-Sonnar T* lens (24-70mm (35mm equivalent), f / 1.8-2.8) giving a wider angle of view (while curtailing the maximum equivalent focal length from 100mm to 70mm). Unlike its predecessor, the RX100 II, it does not have Sony's multi-interface hotshoe (limiting flash photography to

2310-587: The auto focus performance, improving the auto focus speed to .03 seconds. Other performance improvements in continuous shooting and 4K motion video were also made. On 25 July 2019, Sony announced the RX100 VII. New features include unlimited video duration (previously 30 min ) and a 3.5mm TRS stereo mini   jack for connecting an external microphone (previously none). CMOS In 1948, Bardeen and Brattain patented an insulated-gate transistor (IGFET) with an inversion layer. Bardeen's concept forms

2376-554: The basis of CMOS technology today. The CMOS process was presented by Fairchild Semiconductor 's Frank Wanlass and Chih-Tang Sah at the International Solid-State Circuits Conference in 1963. Wanlass later filed US patent 3,356,858 for CMOS circuitry and it was granted in 1967. RCA commercialized the technology with the trademark "COS-MOS" in the late 1960s, forcing other manufacturers to find another name, leading to "CMOS" becoming

2442-414: The best performance per watt each year have been CMOS static logic since 1976. As of 2019, planar CMOS technology is still the most common form of semiconductor device fabrication, but is gradually being replaced by non-planar FinFET technology, which is capable of manufacturing semiconductor nodes smaller than 20   nm . "CMOS" refers to both a particular style of digital circuitry design and

2508-412: The concept of an inversion layer, forms the basis of CMOS technology today. A new type of MOSFET logic combining both the PMOS and NMOS processes was developed, called complementary MOS (CMOS), by Chih-Tang Sah and Frank Wanlass at Fairchild. In February 1963, they published the invention in a research paper . In both the research paper and the patent filed by Wanlass, the fabrication of CMOS devices

2574-430: The corresponding supply voltage, modelling an AND. When a path consists of two transistors in parallel, either one or both of the transistors must have low resistance to connect the supply voltage to the output, modelling an OR. Shown on the right is a circuit diagram of a NAND gate in CMOS logic. If both of the A and B inputs are high, then both the NMOS transistors (bottom half of the diagram) will conduct, neither of

2640-433: The development of a cost-effective 90 nm CMOS process. Toshiba and Sony developed a 65 nm CMOS process in 2002, and then TSMC initiated the development of 45 nm CMOS logic in 2004. The development of pitch double patterning by Gurtej Singh Sandhu at Micron Technology led to the development of 30   nm class CMOS in the 2000s. CMOS is used in most modern LSI and VLSI devices. As of 2010, CPUs with

2706-416: The development of faster computers as well as portable computers and battery-powered handheld electronics . In 1988, Davari led an IBM team that demonstrated a high-performance 250 nanometer CMOS process. Fujitsu commercialized a 700   nm CMOS process in 1987, and then Hitachi, Mitsubishi Electric , NEC and Toshiba commercialized 500   nm CMOS in 1989. In 1993, Sony commercialized

RX100 - Misplaced Pages Continue

2772-477: The device; M. O. Thurston, L. A. D'Asaro, and J. R. Ligenza who developed the diffusion processes, and H. K. Gummel and R. Lindner who characterized the device. There were originally two types of MOSFET logic, PMOS ( p-type MOS) and NMOS ( n-type MOS). Both types were developed by Frosch and Derrick in 1957 at Bell Labs. In 1948, Bardeen and Brattain patented the progenitor of MOSFET, an insulated-gate FET (IGFET) with an inversion layer. Bardeen's patent, and

2838-483: The early 1970s were PMOS processors, which initially dominated the early microprocessor industry. By the late 1970s, NMOS microprocessors had overtaken PMOS processors. CMOS microprocessors were introduced in 1975, with the Intersil 6100 , and RCA CDP 1801 . However, CMOS processors did not become dominant until the 1980s. CMOS was initially slower than NMOS logic , thus NMOS was more widely used for computers in

2904-444: The end of those resistive wires see slow input transitions. Careful design which avoids weakly driven long skinny wires reduces this effect, but crowbar power can be a substantial part of dynamic CMOS power. Parasitic transistors that are inherent in the CMOS structure may be turned on by input signals outside the normal operating range, e.g. electrostatic discharges or line reflections . The resulting latch-up may damage or destroy

2970-585: The extremely thin gate dielectric. Using high-κ dielectrics instead of silicon dioxide that is the conventional gate dielectric allows similar device performance, but with a thicker gate insulator, thus avoiding this current. Leakage power reduction using new material and system designs is critical to sustaining scaling of CMOS. CMOS circuits dissipate power by charging the various load capacitances (mostly gate and wire capacitance, but also drain and some source capacitances) whenever they are switched. In one complete cycle of CMOS logic, current flows from V DD to

3036-411: The family of processes used to implement that circuitry on integrated circuits (chips). CMOS circuitry dissipates less power than logic families with resistive loads. Since this advantage has increased and grown more important, CMOS processes and variants have come to dominate, thus the vast majority of modern integrated circuit manufacturing is on CMOS processes. CMOS logic consumes around one seventh

3102-532: The full 20.1 megapixels at 24 frames per second. Following the release of the RX100 VI, an updated version of the RX100 V called the RX100 VA was released with improvements such as an increased buffer and processor. On 5 June 2018, Sony announced the RX100 VI. In this iteration, Sony introduced a new ZEISS Vario-Sonnar T* 24-200mm f / 2.8 – f / 4.5 lens zoom lens. In addition, Sony once again improved

3168-522: The input. The transistors' resistances are never exactly equal to zero or infinity, so Q will never exactly equal Vss or Vdd, but Q will always be closer to Vss than A was to Vdd (or vice versa if A were close to Vss). Without this amplification, there would be a very low limit to the number of logic gates that could be chained together in series, and CMOS logic with billions of transistors would be impossible. The power supply pins for CMOS are called V DD and V SS , or V CC and Ground(GND) depending on

3234-437: The link to point directly to the intended article. Retrieved from " https://en.wikipedia.org/w/index.php?title=RX100&oldid=954888329 " Category : Letter–number combination disambiguation pages Hidden categories: Short description is different from Wikidata All article disambiguation pages All disambiguation pages Sony Cyber-shot DSC-RX100 The Sony Cyber-shot DSC-RX100 series

3300-425: The load capacitance to charge it and then flows from the charged load capacitance (C L ) to ground during discharge. Therefore, in one complete charge/discharge cycle, a total of Q=C L V DD is thus transferred from V DD to ground. Multiply by the switching frequency on the load capacitances to get the current used, and multiply by the average voltage again to get the characteristic switching power dissipated by

3366-444: The logic based on De Morgan's laws , the PMOS transistors in parallel have corresponding NMOS transistors in series while the PMOS transistors in series have corresponding NMOS transistors in parallel. More complex logic functions such as those involving AND and OR gates require manipulating the paths between gates to represent the logic. When a path consists of two transistors in series, both transistors must have low resistance to

SECTION 50

#1732801082170

3432-408: The manufacturer. V DD and V SS are carryovers from conventional MOS circuits and stand for the drain and source supplies. These do not apply directly to CMOS, since both supplies are really source supplies. V CC and Ground are carryovers from TTL logic and that nomenclature has been retained with the introduction of the 54C/74C line of CMOS. An important characteristic of a CMOS circuit

3498-401: The outputs of the PMOS and NMOS transistors are complementary such that when the input is low, the output is high, and when the input is high, the output is low. No matter what the input is, the output is never left floating (charge is never stored due to wire capacitance and lack of electrical drain/ground). Because of this behavior of input and output, the CMOS circuit's output is the inverse of

3564-583: The power consumption per unit area of the chip has risen tremendously. Broadly classifying, power dissipation in CMOS circuits occurs because of two components, static and dynamic: Both NMOS and PMOS transistors have a gate–source threshold voltage (V th ), below which the current (called sub threshold current) through the device will drop exponentially. Historically, CMOS circuits operated at supply voltages much larger than their threshold voltages (V dd might have been 5 V, and V th for both NMOS and PMOS might have been 700 mV). A special type of

3630-479: The power of NMOS logic , and about 10 million times less power than bipolar transistor-transistor logic (TTL). CMOS circuits use a combination of p-type and n-type metal–oxide–semiconductor field-effect transistor (MOSFETs) to implement logic gates and other digital circuits. Although CMOS logic can be implemented with discrete devices for demonstrations, commercial CMOS products are integrated circuits composed of up to billions of transistors of both types, on

3696-516: The process diagram below right) The contacts penetrate an insulating layer between the base layers and the first layer of metal (metal1) making a connection. The inputs to the NAND (illustrated in green color) are in polysilicon. The transistors (devices) are formed by the intersection of the polysilicon and diffusion; N diffusion for the N device & P diffusion for the P device (illustrated in salmon and yellow coloring respectively). The output ("out")

3762-484: The rise of the Japanese semiconductor industry. Toshiba developed C MOS (Clocked CMOS), a circuit technology with lower power consumption and faster operating speed than ordinary CMOS, in 1969. Toshiba used its C MOS technology to develop a large-scale integration (LSI) chip for Sharp 's Elsi Mini LED pocket calculator , developed in 1971 and released in 1972. Suwa Seikosha (now Seiko Epson ) began developing

3828-524: The same 1.0-type ("1-inch") 20.2 megapixel CMOS sensor and ISO up to 12800. The RX-100 IV can now record 4K video in XAVC-S format with frame rates up to 24, 25, and 30 fps. However, due to extreme write speed and processing power, it can only record 5-minute 4K shots to prevent any serious damage to the camera. It also features Slow-mo video recording and can capture up to 960 fps for NTSC mode and 1000 fps for PAL mode. On 6 October 2016, Sony announced

3894-501: The small built-in unit), but includes a pop-up OLED electronic viewfinder (EVF). The DSC-RX100 III has customizable functions. The viewfinder and rear LCD can be set to different displays. The RX100 III can be set manually with shutter speed and aperture fixed, but with Auto ISO (sensitivity) giving the correct metered exposure. In June 2015, Sony released the Cyber-shot DSC-RX100 IV. Like its predecessors, it has

3960-632: The standard name for the technology by the early 1970s. CMOS overtook NMOS logic as the dominant MOSFET fabrication process for very large-scale integration (VLSI) chips in the 1980s, also replacing earlier transistor–transistor logic (TTL) technology. CMOS has since remained the standard fabrication process for MOSFET semiconductor devices in VLSI chips. As of 2011 , 99% of IC chips, including most digital , analog and mixed-signal ICs, were fabricated using CMOS technology. Two important characteristics of CMOS devices are high noise immunity and low static power consumption . Since one transistor of

4026-434: The transistor is on, because there is a current path from V dd to V ss through the load resistor and the n-type network. Static CMOS gates are very power efficient because they dissipate nearly zero power when idle. Earlier, the power consumption of CMOS devices was not the major concern while designing chips. Factors like speed and area dominated the design parameters. As the CMOS technology moved below sub-micron levels

SECTION 60

#1732801082170

4092-659: The transistor used in some CMOS circuits is the native transistor , with near zero threshold voltage . SiO 2 is a good insulator, but at very small thickness levels electrons can tunnel across the very thin insulation; the probability drops off exponentially with oxide thickness. Tunnelling current becomes very important for transistors below 130 nm technology with gate oxides of 20 Å or thinner. Small reverse leakage currents are formed due to formation of reverse bias between diffusion regions and wells (for e.g., p-type diffusion vs. n-well), wells and substrate (for e.g., n-well vs. p-substrate). In modern process diode leakage

4158-413: The wafer. J.R. Ligenza and W.G. Spitzer studied the mechanism of thermally grown oxides and fabricated a high quality Si/ SiO 2 stack in 1960. Following this research, Mohamed Atalla and Dawon Kahng proposed a silicon MOS transistor in 1959 and successfully demonstrated a working MOS device with their Bell Labs team in 1960. Their team included E. E. LaBate and E. I. Povilonis who fabricated

4224-442: Was familiar with work done by Weimer at RCA. In 1955, Carl Frosch and Lincoln Derick accidentally grew a layer of silicon dioxide over the silicon wafer, for which they observed surface passivation effects. By 1957 Frosch and Derrick, using masking and predeposition, were able to manufacture silicon dioxide transistors and showed that silicon dioxide insulated, protected silicon wafers and prevented dopants from diffusing into

4290-489: Was once used but now the material is polysilicon . Other metal gates have made a comeback with the advent of high-κ dielectric materials in the CMOS process, as announced by IBM and Intel for the 45 nanometer node and smaller sizes. The principle of complementary symmetry was first introduced by George Sziklai in 1953 who then discussed several complementary bipolar circuits. Paul Weimer , also at RCA , invented in 1962 thin-film transistor (TFT) complementary circuits,

4356-488: Was outlined, on the basis of thermal oxidation of a silicon substrate to yield a layer of silicon dioxide located between the drain contact and the source contact. CMOS was commercialised by RCA in the late 1960s. RCA adopted CMOS for the design of integrated circuits (ICs), developing CMOS circuits for an Air Force computer in 1965 and then a 288- bit CMOS SRAM memory chip in 1968. RCA also used CMOS for its 4000-series integrated circuits in 1968, starting with

#169830