Misplaced Pages

#845154

63-460: This new model includes a Tegra 3 T33 processor clocked at 1.6 GHz (as opposed to the Prime's T30), and an upgraded 1,920×1,200-pixel-resolution screen, more than doubling the pixel count of the prior model. The display was upgraded to a Super IPS+ panel for ultra bright outdoor readability with 178° wide viewing angles. In response to the signal problems it includes a new back-panel design with

126-404: A big.LITTLE core includes a high-performance core (called 'big') and a low-power core (called 'LITTLE'). There is also a trend towards improving energy-efficiency by focusing on performance-per-watt with advanced fine-grain or ultra fine-grain power management and dynamic voltage and frequency scaling (i.e. laptop computers and portable media players ). Chips designed from the outset for

189-487: A dual-core ARM Cortex-A9 CPU, an ultra low power (ULP) GeForce GPU, a 32-bit memory controller with either LPDDR2-600 or DDR2-667 memory, a 32 KB/32 KB L1 cache per core and a shared 1 MB L2 cache. Tegra 2's Cortex A9 implementation does not include ARM's SIMD extension, NEON . There is a version of the Tegra 2 SoC supporting 3D displays; this SoC uses a higher clocked CPU and GPU. The Tegra 2 video decoder

252-545: A 4+1 configuration similar to Tegra 4, or Nvidia's 64-bit Project Denver dual-core processor as well as a Kepler graphics processing unit with support for Direct3D 12, OpenGL ES 3.1, CUDA 6.5, OpenGL 4.4 / OpenGL 4.5 , and Vulkan . Nvidia claims that it outperforms both the Xbox 360 and the PS3, whilst consuming significantly less power. Support Adaptive Scalable Texture Compression . In late April 2014, Nvidia shipped

315-456: A SIMD engine and Picochip with 300 processors on a single die, focused on communication applications. In heterogeneous computing , where a system uses more than one kind of processor or cores, multi-core solutions are becoming more common: Xilinx Zynq UltraScale+ MPSoC has a quad-core ARM Cortex-A53 and dual-core ARM Cortex-R5. Software solutions such as OpenAMP are being used to help with inter-processor communication. Mobile devices may use

378-624: A Tegra K1 based design derived from the template of the Nvidia Visual Computing Module (VCM) for driving the infotainment systems and providing visual driving aid in the respective vehicle models of that time. This news has, as of now, found no similar successor or other clear confirmation later on in any other place on such a combination of a multimedia with an auto pilot system for these vehicle models. Released in 2015, Nvidia's Tegra X1 (codenamed " Erista ") features two CPU clusters, one with four ARM Cortex-A57 cores and

441-451: A big factor in mobile devices that operate on batteries. Since each core in a multi-core CPU is generally more energy-efficient, the chip becomes more efficient than having a single large monolithic core. This allows higher performance with less energy. A challenge in this, however, is the additional overhead of writing parallel code. Maximizing the usage of the computing resources provided by multi-core processors requires adjustments both to

504-413: A combination of cores. Embedded computing operates in an area of processor technology distinct from that of "mainstream" PCs. The same technological drives towards multi-core apply here too. Indeed, in many cases the application is a "natural" fit for multi-core technologies, if the task can easily be partitioned between the different processors. In addition, embedded software is typically developed for

567-429: A drastic shift in direction towards platforms that provide vehicular automation with the applied " Nvidia Drive " brand name on reference boards and its semiconductors; and with the " Nvidia Jetson " brand name for boards adequate for AI applications within e.g. robots or drones, and for various smart high level automation purposes. The Tegra APX 2500 was announced on February 12, 2008. The Tegra 6xx product line

630-527: A fifth "companion" core in what Nvidia refers to as a "variable SMP architecture". While all cores are Cortex-A9s, the companion core is manufactured with a low-power silicon process. This core operates transparently to applications and is used to reduce power consumption when processing load is minimal. The main quad-core portion of the CPU powers off in these situations. Tegra 3 is the first Tegra release to support ARM's SIMD extension, NEON . The GPU in Tegra 3

693-448: A given time period, since individual signals can be shorter and do not need to be repeated as often. Assuming that the die can physically fit into the package, multi-core CPU designs require much less printed circuit board (PCB) space than do multi-chip SMP designs. Also, a dual-core processor uses slightly less power than two coupled single-core processors, principally because of the decreased power required to drive signals external to

SECTION 10

#1732793460846

756-513: A large number of cores (rather than having evolved from single core designs) are sometimes referred to as manycore designs, emphasising qualitative differences. The composition and balance of the cores in multi-core architecture show great variety. Some architectures use one core design repeated consistently ("homogeneous"), while others use a mixture of different cores, each optimized for a different, " heterogeneous " role. How multiple cores are implemented and integrated significantly affects both

819-476: A new abstraction for C++ parallelism called TBB . Other research efforts include the Codeplay Sieve System , Cray's Chapel , Sun's Fortress , and IBM's X10 . Multi-core processing has also affected the ability of modern computational software development. Developers programming in newer languages might find that their modern languages do not support multi-core functionality. This then requires

882-405: A perceived lack of motivation for writing consumer-level threaded applications because of the relative rarity of consumer-level demand for maximum use of computer hardware. Also, serial tasks like decoding the entropy encoding algorithms used in video codecs are impossible to parallelize because each result generated is used to help create the next result of the entropy decoding algorithm. Given

945-793: A single FPGA . Each "core" can be considered a " semiconductor intellectual property core " as well as a CPU core. While manufacturing technology improves, reducing the size of individual gates, physical limits of semiconductor -based microelectronics have become a major design concern. These physical limitations can cause significant heat dissipation and data synchronization problems. Various other methods are used to improve CPU performance. Some instruction-level parallelism (ILP) methods such as superscalar pipelining are suitable for many applications, but are inefficient for others that contain difficult-to-predict code. Many applications are better suited to thread-level parallelism (TLP) methods, and multiple independent CPUs are commonly used to increase

1008-453: A single die with a unified cache, hence any two working dual-core dies can be used, as opposed to producing four cores on a single die and requiring all four to work to produce a quad-core CPU. From an architectural point of view, ultimately, single CPU designs may make better use of the silicon surface area than multiprocessing cores, so a development commitment to this architecture may carry the risk of obsolescence. Finally, raw processing power

1071-543: A single physical package. Designers may couple cores in a multi-core device tightly or loosely. For example, cores may or may not share caches , and they may implement message passing or shared-memory inter-core communication methods. Common network topologies used to interconnect cores include bus , ring , two-dimensional mesh , and crossbar . Homogeneous multi-core systems include only identical cores; heterogeneous multi-core systems have cores that are not identical (e.g. big.LITTLE have heterogeneous cores that share

1134-565: A specific hardware release, making issues of software portability , legacy code or supporting independent developers less critical than is the case for PC or enterprise computing. As a result, it is easier for developers to adopt new technologies and as a result there is a greater variety of multi-core processing architectures and suppliers. As of 2010 , multi-core network processors have become mainstream, with companies such as Freescale Semiconductor , Cavium Networks , Wintegra and Broadcom all manufacturing products with eight processors. For

1197-413: A system's overall TLP. A combination of increased available space (due to refined manufacturing processes) and the demand for increased TLP led to the development of multi-core CPUs. Several business motives drive the development of multi-core architectures. For decades, it was possible to improve performance of a CPU by shrinking the area of the integrated circuit (IC), which reduced the cost per device on

1260-399: A variety of specialty cores to run modular software scheduled by a high-level applications programming interface. [...] Atsushi Hasegawa, a senior chief engineer at Renesas , generally agreed. He suggested the cellphone's use of many specialty cores working in concert is a good model for future multi-core designs. [...] Anant Agarwal , founder and chief executive of startup Tilera , took

1323-542: Is ISO 26262 -certified. In summer of 2012 Tesla Motors began shipping the Model S all electric, high performance sedan , which contains two NVIDIA Tegra 3D Visual Computing Modules (VCM). One VCM powers the 17-inch touchscreen infotainment system, and one drives the 12.3-inch all digital instrument cluster ." In March 2015, Nvidia announced the Tegra X1, the first SoC to have a graphics performance of 1 teraflop. At

SECTION 20

#1732793460846

1386-510: Is a significant ongoing topic of research. Cointegration of multiprocessor applications provides flexibility in network architecture design. Adaptability within parallel models is an additional feature of systems utilizing these protocols. In the consumer market, dual-core processors (that is, microprocessors with two units) started becoming commonplace on personal computers in the late 2000s. Quad-core processors were also being adopted in that era for higher-end systems before becoming standard. In

1449-496: Is an evolution of the Tegra 2 GPU, with 4 additional pixel shader units and higher clock frequency. It can also output video up to 2560×1600 resolution and supports 1080p MPEG-4 AVC/h.264 40 Mbit/s High-Profile, VC1-AP, and simpler forms of MPEG-4 such as DivX and Xvid. The Tegra 3 was released on November 9, 2011. Common features: Pixel shaders  : Vertex shaders  : Texture mapping units  : Render output units The Tegra 4 ( codenamed " Wayne ")

1512-421: Is described by Amdahl's law . In the best case, so-called embarrassingly parallel problems may realize speedup factors near the number of cores, or even more if the problem is split up enough to fit within each core's cache(s), avoiding use of much slower main-system memory. Most applications, however, are not accelerated as much unless programmers invest effort in refactoring . The parallelization of software

1575-448: Is largely unchanged from the original Tegra and has limited support for HD formats. The lack of support for high-profile H.264 is particularly troublesome when using online video streaming services. Common features: Pixel shaders  : Vertex shaders  : Texture mapping units  : Render output units NVIDIA's Tegra 3 ( codenamed " Kal-El ") is functionally a SoC with a quad-core ARM Cortex-A9 MPCore CPU, but includes

1638-630: Is not the only constraint on system performance. Two processing cores sharing the same system bus and memory bandwidth limits the real-world performance advantage. The trend in processor development has been towards an ever-increasing number of cores, as processors with hundreds or even thousands of cores become theoretically possible. In addition, multi-core chips mixed with simultaneous multithreading , memory-on-chip, and special-purpose "heterogeneous" (or asymmetric) cores promise further performance and efficiency gains, especially in processing multimedia, recognition and networking applications. For example,

1701-771: Is supported on the TF700T tablet. This technology-related article is a stub . You can help Misplaced Pages by expanding it . Tegra 3 Tegra is a system on a chip (SoC) series developed by Nvidia for mobile devices such as smartphones , personal digital assistants , and mobile Internet devices . The Tegra integrates an ARM architecture central processing unit (CPU), graphics processing unit (GPU), northbridge , southbridge , and memory controller onto one package. Early Tegra SoCs are designed as efficient multimedia processors. The Tegra-line evolved to emphasize performance for gaming and machine learning applications without sacrificing power efficiency, before taking

1764-492: The operating system (OS) support and to existing application software. Also, the ability of multi-core processors to increase application performance depends on the use of multiple threads within applications. Integration of a multi-core chip can lower the chip production yields. They are also more difficult to manage thermally than lower-density single-core designs. Intel has partially countered this first problem by creating its quad-core designs by combining two dual-core ones on

1827-732: The same integrated circuit die ; separate microprocessor dies in the same package are generally referred to by another name, such as multi-chip module . This article uses the terms "multi-core" and "dual-core" for CPUs manufactured on the same integrated circuit, unless otherwise noted. In contrast to multi-core systems, the term multi-CPU refers to multiple physically separate processing-units (which often contain special circuitry to facilitate communication between each other). The terms many-core and massively multi-core are sometimes used to describe multi-core architectures with an especially high number of cores (tens to thousands ). Some systems use many soft microprocessor cores placed on

1890-402: The "Jetson TK1" development board containing a Tegra K1 SoC and running Ubuntu Linux . Unified Shaders  : Texture mapping units  : Render output units ARM Large Physical Page Extension (LPAE) supports 1  TiB (2 bytes). The 8  GiB limitation is part-specific. In December 2015, the web page of wccftech.com published an article stating that Tesla is going to use

1953-678: The Cortex-A57 cores (both clusters must be in the CC6 off state). Nvidia has removed the ARM Cortex-A53 cores from later versions of technical documentation, implying that they have been removed from the die. The Tegra X1 was found to be vulnerable to a Fault Injection (FI) voltage glitching attack, which allowed for arbitrary code execution and homebrew software on the devices it was implemented in. A revision (codenamed " Mariko ") with greater power efficiency, known officially as Tegra X1+

Asus Transformer Pad TF700T - Misplaced Pages Continue

2016-506: The IC. Alternatively, for the same circuit area, more transistors could be used in the design, which increased functionality, especially for complex instruction set computing (CISC) architectures. Clock rates also increased by orders of magnitude in the decades of the late 20th century, from several megahertz in the 1980s to several gigahertz in the early 2000s. As the rate of clock speed improvements slowed, increased use of parallel computing in

2079-531: The MCP can run instructions on separate cores at the same time, increasing overall speed for programs that support multithreading or other parallel computing techniques. Manufacturers typically integrate the cores onto a single IC die , known as a chip multiprocessor (CMP), or onto multiple dies in a single chip package . As of 2024, the microprocessors used in almost all new personal computers are multi-core. A multi-core processor implements multiprocessing in

2142-724: The Nvidia Tegra 250, at Consumer Electronics Show 2010 . Nvidia primarily supports Android on Tegra 2, but booting other ARM-supporting operating systems is possible on devices where the bootloader is accessible. Tegra 2 support for the Ubuntu Linux distribution was also announced on the Nvidia developer forum. Nvidia announced the first quad-core SoC at the February 2011 Mobile World Congress event in Barcelona. Though

2205-552: The Tegra; however, the phone did not have an app store, so the Tegra's power did not provide much advantage. In September 2008, Nvidia and Opera Software announced that they would produce a version of the Opera 9.5 browser optimized for the Tegra on Windows Mobile and Windows CE . At Mobile World Congress 2009, Nvidia introduced its port of Google 's Android to the Tegra. On January 7, 2010, Nvidia officially announced and demonstrated its next generation Tegra system-on-a-chip,

2268-662: The alternatives. An especially strong contender for established markets is the further integration of peripheral functions into the chip. The proximity of multiple CPU cores on the same die allows the cache coherency circuitry to operate at a much higher clock rate than what is possible if the signals have to travel off-chip. Combining equivalent CPUs on a single die significantly improves the performance of cache snoop (alternative: Bus snooping ) operations. Put simply, this means that signals between different CPUs travel shorter distances, and therefore those signals degrade less. These higher-quality signals allow more data to be sent in

2331-542: The announcement event, Nvidia showed off Epic Games' Unreal Engine 4 "Elemental" demo, running on a Tegra X1. On October 20, 2016, Nvidia announced that the Nintendo Switch hybrid video game console will be powered by Tegra hardware. On March 15, 2017, TechInsights revealed the Nintendo Switch is powered by a custom Tegra X1 (model T210), with lower clockspeeds. The second generation Tegra SoC has

2394-478: The chip was codenamed Kal-El, it is now branded as Tegra 3. Early benchmark results show impressive gains over Tegra 2, and the chip was used in many of the tablets released in the second half of 2011. In January 2012, Nvidia announced that Audi had selected the Tegra 3 processor for its In-Vehicle Infotainment systems and digital instruments display. The processor will be integrated into Audi 's entire line of vehicles worldwide, beginning in 2013. The process

2457-535: The chip. Furthermore, the cores share some circuitry, like the L2 cache and the interface to the front-side bus (FSB). In terms of competing technologies for the available silicon die area, multi-core design can make use of proven CPU core library designs and produce a product with lower risk of design error than devising a new wider-core design. Also, adding more cache suffers from diminishing returns. Multi-core chips also allow higher performance at lower energy. This can be

2520-451: The comic book character Professor X , was announced on 28 September 2016, and by March 2019, it had been released. It contains 7 billion transistors and 8 custom ARMv8 cores, a Volta GPU with 512 CUDA cores, an open sourced TPU (Tensor Processing Unit) called DLA (Deep Learning Accelerator). It is able to encode and decode 8K Ultra HD (7680×4320). Users can configure operating modes at 10 W, 15 W, and 30 W TDP as needed and

2583-430: The count can go over 10 million (and in one case up to 20 million processing elements total in addition to host processors). The improvement in performance gained by the use of a multi-core processor depends very much on the software algorithms used and their implementation. In particular, possible gains are limited by the fraction of the software that can run in parallel simultaneously on multiple cores; this effect

Asus Transformer Pad TF700T - Misplaced Pages Continue

2646-507: The developer's programming skills and the consumer's expectations of apps and interactivity versus the device. A device advertised as being octa-core will only have independent cores if advertised as True Octa-core , or similar styling, as opposed to being merely two sets of quad-cores each with fixed clock speeds. The article "CPU designers debate multi-core future" by Rick Merritt, EE Times 2008, includes these comments: Chuck Moore [...] suggested computers should be like cellphones, using

2709-552: The die size is 350 mm . Nvidia confirmed the fabrication process to be 12 nm FinFET at CES 2018. (Model) (GHz) (MHz) Multi-core processor A multi-core processor ( MCP ) is a microprocessor on a single integrated circuit (IC) with two or more separate central processing units (CPUs), called cores to emphasize their multiplicity (for example, dual-core or quad-core ). Each core reads and executes program instructions , specifically ordinary CPU instructions (such as add, move data, and branch). However,

2772-457: The form of multi-core processors has been pursued to improve overall processing performance. Multiple cores were used on the same CPU chip, which could then lead to better sales of CPU chips with two or more cores. For example, Intel has produced a 48-core processor for research in cloud computing; each core has an x86 architecture. Since computer manufacturers have long implemented symmetric multiprocessing (SMP) designs using discrete CPUs,

2835-416: The increasing emphasis on multi-core chip design, stemming from the grave thermal and power consumption problems posed by any further significant increase in processor clock speeds, the extent to which software can be multithreaded to take advantage of these new chips is likely to be the single greatest constraint on computer performance in the future. If developers are unable to design software to fully exploit

2898-457: The issues regarding implementing multi-core processor architecture and supporting it with software are well known. Additionally: In order to continue delivering regular performance improvements for general-purpose processors, manufacturers such as Intel and AMD have turned to multi-core designs, sacrificing lower manufacturing-costs for higher performance in some applications and systems. Multi-core architectures are being developed, but so are

2961-443: The late 2010s, hexa-core (six cores) started entering the mainstream and since the early 2020s has overtaken quad-core in many spaces. The terms multi-core and dual-core most commonly refer to some sort of central processing unit (CPU), but are sometimes also applied to digital signal processors (DSP) and system on a chip (SoC). The terms are generally used only to refer to multi-core microprocessors that are manufactured on

3024-497: The operating system of the network device. In digital signal processing the same trend applies: Texas Instruments has the three-core TMS320C6488 and four-core TMS320C5441, Freescale the four-core MSC8144 and six-core MSC8156 (and both have stated they are working on eight-core successors). Newer entries include the Storm-1 family from Stream Processors, Inc with 40 and 80 general purpose ALUs per chip, all programmable in C as

3087-408: The opposing view. He said multi-core chips need to be homogeneous collections of general-purpose cores to keep the software model simple. An outdated version of an anti-virus application may create a new thread for a scan process, while its GUI thread waits for commands from the user (e.g. cancel the scan). In such cases, a multi-core architecture is of little benefit for the application itself due to

3150-418: The other hand, on the server side , multi-core processors are ideal because they allow many users to connect to a site simultaneously and have independent threads of execution. This allows for Web servers and application servers that have much better throughput . Vendors may license some software "per processor". This can give rise to ambiguity, because a "processor" may consist either of a single core or of

3213-536: The other with four ARM Cortex-A53 cores, as well as a Maxwell -based graphics processing unit. It supports Adaptive Scalable Texture Compression . Only one cluster of cores can be active at once, with the cluster switch being handled by software on the BPMP-L. Devices utilizing the Tegra X1 have only been seen to utilize the cluster with the more powerful ARM Cortex-A57 cores. The other cluster with four ARM Cortex-A53 cores cannot be accessed without first powering down

SECTION 50

#1732793460846

3276-488: The problem, for example using a coordination language and program building blocks (programming libraries or higher-order functions). Each block can have a different native implementation for each processor type. Users simply program using these abstractions and an intelligent compiler chooses the best implementation based on the context. Managing concurrency acquires a central role in developing parallel applications. The basic steps in designing parallel applications are: On

3339-735: The resources provided by multiple cores, then they will ultimately reach an insurmountable performance ceiling. The telecommunications market had been one of the first that needed a new design of parallel datapath packet processing because there was a very quick adoption of these multiple-core processors for the datapath and the control plane. These MPUs are going to replace the traditional Network Processors that were based on proprietary microcode or picocode . Parallel programming techniques can benefit from multiple cores directly. Some existing parallel programming models such as Cilk Plus , OpenMP , OpenHMPP , FastFlow , Skandium, MPI , and Erlang can be used on multi-core platforms. Intel introduced

3402-587: The same instruction set , while AMD Accelerated Processing Units have cores that do not share the same instruction set). Just as with single-processor systems, cores in multi-core systems may implement architectures such as VLIW , superscalar , vector , or multithreading . Multi-core processors are widely used across many application domains, including general-purpose , embedded , network , digital signal processing (DSP), and graphics (GPU). Core count goes up to even dozens, and for specialized chips over 10,000, and in supercomputers (i.e. clusters of chips)

3465-462: The single thread doing all the heavy lifting and the inability to balance the work evenly across multiple cores. Programming truly multithreaded code often requires complex co-ordination of threads and can easily introduce subtle and difficult-to-find bugs due to the interweaving of processing on data shared between threads (see thread-safety ). Consequently, such code is much more difficult to debug than single-threaded code when it breaks. There has been

3528-404: The system developer, a key challenge is how to exploit all the cores in these devices to achieve maximum networking performance at the system level, despite the performance limitations inherent in a symmetric multiprocessing (SMP) operating system. Companies such as 6WIND provide portable packet processing software designed so that the networking data plane runs in a fast path environment outside

3591-486: The upper part made of plastic to enhance Wi-Fi , Bluetooth , and GPS performance. The front camera was boosted from 1.2 megapixels to 2 megapixels. It has improved graphics performance with a 12-core GPU. In November 2013 a successor was released by the name of Asus Transformer Pad Infinity TF701. The new Transformer Pad was upgraded with a Tegra 4 CPU, a 2560x1600 resolution display with 300 ppi, 2GB RAM and other upgrades over its predecessor. CyanogenMod 11 or newer

3654-463: The use of numerical libraries to access code written in languages like C and Fortran , which perform math computations faster than newer languages like C# . Intel's MKL and AMD's ACML are written in these native languages and take advantage of multi-core processing. Balancing the application workload across processors can be problematic, especially if they have different performance characteristics. There are different conceptual models to deal with

3717-694: Was announced on February 19, 2013. With hardware support for the same audio and video formats, but using Cortex-A9 cores instead of Cortex-A15, the Tegra ;4i is a low-power variant of the Tegra 4 and is designed for phones and tablets. Unlike its Tegra 4 counterpart, the Tegra 4i also integrates the Icera  i500 LTE / HSPA+ baseband processor onto the same die. Common features: Pixel shaders  : Vertex shaders  : Pixel pipelines (pairs 1x TMU and 1x ROP) Nvidia 's Tegra K1 (codenamed " Logan ") features ARM Cortex-A15 cores in

3780-581: Was announced on January 6, 2013, and is a SoC with a quad-core CPU, but includes a fifth low-power Cortex A15 companion core which is invisible to the OS and performs background tasks to save power. This power-saving configuration is referred to as "variable SMP architecture" and operates like the similar configuration in Tegra 3. The GeForce GPU in Tegra 4 is again an evolution of its predecessors. However, numerous feature additions and efficiency improvements were implemented. The number of processing resources

3843-759: Was dramatically increased, and clock rate increased as well. In 3D tests, the Tegra 4 GPU is typically several times faster than that of Tegra 3. Additionally, the Tegra 4 video processor has full support for hardware decoding and encoding of WebM video (up to 1080p 60 Mbit/s @ 60fps). Along with Tegra 4, Nvidia also introduced i500, an optional software modem based on Nvidia's acquisition of Icera , which can be reprogrammed to support new network standards. It supports category 3 (100 Mbit/s) LTE but will later be updated to Category 4 (150 Mbit/s). Common features: Pixel shaders  : Vertex shaders  : Pixel pipelines (pairs 1x TMU and 1x ROP) The Tegra 4i ( codenamed " Grey ")

SECTION 60

#1732793460846

3906-1118: Was released in 2019, fixing the Fusée Gelée exploit. It's also known as T214 and T210B01. TM670D-A1 TM670M-A2 TM671D-A2 TM675M-A1 CPU frequency may be clocked differently than the maximum validated by Nvidia at the OEM's discretion Unified Shaders  : Texture mapping units  : Render output units Maximum validated amount of memory, implementation is board specific Maximum validated memory bandwidth, implementation is board specific Nvidia's Tegra X2 (codenamed " Parker ") features Nvidia's own custom general-purpose ARMv8-compatible core Denver 2 as well as code-named Pascal graphics processing core with GPGPU support. The chips are made using FinFET process technology using TSMC 's 16 nm FinFET+ manufacturing process. Unified Shaders  : Texture mapping units  : Render output units (SM count) The Xavier Tegra SoC, named after

3969-573: Was revealed on June 2, 2008, and the APX 2600 was announced in February 2009. The APX chips were designed for smartphones, while the Tegra 600 and 650 chips were intended for smartbooks and mobile Internet devices (MID). The first product to use the Tegra was Microsoft 's Zune HD media player in September 2009, followed by the Samsung M1. Microsoft's Kin was the first cellular phone to use

#845154