Misplaced Pages

#948051

53-536: In terms of features, price, and performance at a given clock frequency, Pentium Dual-Core processors were positioned above Celeron but below Core and Core 2 processors in Intel's product range. The Pentium Dual-Core was also a very popular choice for overclocking, as it can deliver high performance (when overclocked) at a low price. In 2006, Intel announced a plan to return the Pentium trademark from retirement to

106-484: A TDP of only 65 W while the Pentium D ranges between 95 and 130 W. The Pentium Dual-Core outperforms the Pentium D by a reasonably large margin despite the reduced clock speed and lower amounts of cache. Intel Celeron Celeron is a series of IA-32 and x86-64 computer microprocessors targeted at low-cost personal computers , manufactured by Intel from 1998 until 2023. The first Celeron-branded CPU

159-554: A conditional jump would become a single micro-op. However, this technology does not work in 64-bit mode. Core can speculatively execute loads ahead of preceding stores with unknown addresses. Other new technologies include 1 cycle throughput (2 cycles previously) of all 128-bit SSE instructions and a new power saving design. All components will run at minimum speed, raising speed dynamically as needed (similar to AMD's Cool'n'Quiet power-saving technology, and Intel's own SpeedStep technology from earlier mobile processors). This allows

212-463: A different socket in May 2007. The desktop-oriented Conroe began with models having an FSB of 800 MT/s or 1066 MT/s with a 1333 MT/s line officially launched on July 22, 2007. The power use of these processors is very low: average energy use is to be in the 1–2 watt range in ultra low voltage variants, with thermal design powers (TDPs) of 65 watts for Conroe and most Woodcrests, 80 watts for

265-564: A faster Pentium MMX would have been a lower-risk strategy, the industry-standard Socket 7 platform hosted a market of competitor CPUs that could be drop-in replacements for the Pentium MMX. Instead, Intel pursued a budget part that was to be pin-compatible with their high-end Pentium II product, using the Pentium II's proprietary Slot 1 interface. The Celeron also effectively killed off the nine-year-old 80486 chip, which had been

318-658: A larger 2MB L2 cache over the 65 nm E21xx series and the 2.5 GHz clock speed. The E5200 model is also a highly overclockable processor, with many reaching over 3.75 GHz clock speed using just the stock Intel cooler. Intel released the E6500K model using this core. The model features an unlocked multiplier, but was only sold in China. The Penryn core is the successor to the Merom core and Intel's 45 nm version of their mobile series of Pentium Dual-Core processors. The FSB

371-653: A mainstream or premium brand. These CPUs are highly overclockable . The mobile version of the Allendale processor, the Merom-2M, was also introduced in 2007, featuring 1MB of L2 cache but only 533 MT/s FSB with the T23xx processors. The bus clock was subsequently raised to 667 MT/s with the T3xxx Pentium processors made from the same dies. The 45 nm E5200 model was released by Intel on August 31, 2008, with

424-496: A new power delivery feature set specified in Voltage Regulator-Down (VRD) 11.0 . This requirement is a result of Conroe's significantly lower power consumption, compared to the Pentium 4/D CPUs it replaced. A motherboard that has both a supporting chipset and VRD 11 supports Conroe processors, but even then some boards will need an updated BIOS to recognize Conroe's FID (Frequency ID) and VID (Voltage ID). Unlike

477-525: A reduced cache size use a separate naming scheme, which means that the releases are no longer in alphabetic order. Added steppings have been used in internal and engineering samples, but are unlisted in the tables. Many of the high-end Core 2 and Xeon processors use Multi-chip modules of two chips in order to get larger cache sizes or more than two cores. Early ES/QS steppings are: B0 (CPUID 6F4h), B1 (6F5h) and E0 (6F9h). Steppings B2/B3, E1, and G0 of model 15 (cpuid 06fx) processors are evolutionary steps of

530-569: Is a multi-core processor microarchitecture launched by Intel in mid-2006. It is a major evolution over the Yonah , the previous iteration of the P6 microarchitecture series which started in 1995 with Pentium Pro . It also replaced the NetBurst microarchitecture, which suffered from high power consumption and heat intensity due to an inefficient pipeline designed for high clock rate . In early 2004

583-488: Is commonly called Penryn-3M and Wolfdale-3M and Yorkfield-6M, respectively. The single-core version of Penryn, listed as Penryn-L here, is not a separate model like Merom-L but a version of the Penryn-3M model with only one active core. The Xeon "Dunnington" processor (CPUID Family 6, model 29) is closely related to Wolfdale but comes with six cores and an on-chip L3 cache and is designed for servers with Socket 604, so it

SECTION 10

#1732765802949

636-644: Is increased from 667 MHz to 800 MHz and the voltage is lowered. Intel released the first Penryn-based Pentium Dual-Core, the T4200, in December 2008. Later, mobile Pentium T4000, SU2000, and SU4000 processors based on Penryn were marketed as Pentium. The Pentium Dual-Core brand was discontinued in early 2010 and replaced by the Pentium name. The Desktop E6000 series and the OEM-only mobile Pentium SU2000, and all later models were always called Pentium, but

689-407: Is marketed only as Xeon, not as Core 2. The Core microarchitecture uses several stepping levels (steppings), which unlike prior microarchitectures, represent incremental improvements, and different sets of features like cache size and low power modes. Most of these steppings are used across brands, typically by disabling some features and limiting clock frequencies on low-end chips. Steppings with

742-1057: Is seven letters and three syllables, like Pentium. The 'Cel' of Celeron rhymes with 'tel' of Intel." Coppermine T Tualatin-256 (180 nm) (130 nm) 2001 2002–2003 Dothan-1024 Yonah-512 Yonah-1024 Sossaman (90 nm) (90 nm) (65 nm) (65 nm) (65 nm) 2004–2007 2004–2005 2007 2006 2006–2007 Conroe-CL (65 nm) ??? 2009–2010 Merom-2M Merom-L (Ultra-Low-Voltage) (65 nm) 2008 2007, 2009 Penryn-3M (45 nm) 2009–2010 Airmont Goldmont Goldmont Plus Tremont Braswell Apollo Lake Gemini Lake Jasper Lake dual & quad (14 nm) up to quad (14 nm) up to quad (14 nm) up to quad (10 nm) Braswell Apollo Lake Gemini Lake Jasper Lake dual & quad (14 nm) up to quad (14 nm) up to quad (14 nm) up to quad (10 nm) Core (microarchitecture) The Intel Core microarchitecture (provisionally referred to as Next Generation Micro-architecture , and developed as Merom )

795-423: Is that installing interleaved RAM will offer double the bandwidth. However, at most the increase in bandwidth by installing interleaved RAM is roughly 5–10%. The AGTL+ PSB used by all NetBurst processors and current and medium-term (pre- QuickPath ) Core 2 processors provide a 64-bit data path. Current chipsets provide for a couple of either DDR2 or DDR3 channels. On jobs requiring large amounts of memory access,

848-502: Is there a significant performance increase. While DDR2 memory models with tighter timing specifications do improve performance, the difference in real world games and applications is often negligible. Optimally, the memory bandwidth afforded should match the bandwidth of the FSB, that is to say that a CPU with a 533 MT/s rated bus speed should be paired with RAM matching the same rated speed, for example DDR2 533, or PC2-4200. A common myth

901-543: The CPU power dissipation tables. Like the last NetBurst CPUs, Core based processors feature multiple cores and hardware virtualization support (marketed as Intel VT-x ), and Intel 64 and SSSE3 . However, Core-based processors do not have the hyper-threading technology as in Pentium 4 processors. This is because the Core microarchitecture is based on the P6 microarchitecture used by Pentium Pro, II, III, and M. The L1 cache of

954-528: The Core 2 Duo E4300 processor, with the exception of having 1 MB of L2 cache instead of 2 MB. Both of them had an 800 MHz front-side bus (FSB). They targeted the budget market above the Intel Celeron ( Conroe-L single-core series) processors featuring only 512 KB of L2 cache. Such a step marked a change in the Pentium brand, relegating it to the budget segment rather than its former position as

1007-518: The Nehalem microarchitecture . While the Core microarchitecture is a major architectural revision, it is based in part on the Pentium M processor family designed by Intel Israel. The pipeline of Core/ Penryn is 14 stages long – less than half of Prescott 's. Penryn's successor Nehalem has a two cycles higher branch misprediction penalty than Core/Penryn. Core can ideally sustain up to 4 instructions per cycle (IPC) execution rate, compared to

1060-713: The 2007/2008 "Tick" was the shrink of the Core microarchitecture to 45 nanometers as CPUID model 23. In Core 2 processors, it is used with the code names Penryn (Socket P), Wolfdale (LGA 775) and Yorkfield (MCM, LGA 775), some of which are also sold as Celeron, Pentium and Xeon processors. In the Xeon brand, the Wolfdale-DP and Harpertown code names are used for LGA 771 based MCMs with two or four active Wolfdale cores. Architecturally, 45 nm Core 2 processors feature SSE4.1 and new divide/shuffle engine. The chips come in two sizes, with 6 MB and 3 MB L2 cache. The smaller version

1113-417: The 3 IPC capability of P6 , Pentium M and NetBurst microarchitectures. The new architecture is a dual core design with a shared L2 cache engineered for maximum performance per watt and improved scalability. One new technology included in the design is Macro-Ops Fusion , which combines two x86 instructions into a single micro-operation . For example, a common code sequence like a compare followed by

SECTION 20

#1732765802949

1166-619: The 3.0 GHz Woodcrest, and 40 or 35 watts for the low-voltage Woodcrest. In comparison, a 2.2 GHz AMD Opteron 875HE processor consumes 55 watts, while the energy efficient Socket AM2 line fits in the 35 watt thermal envelope (specified a different way so not directly comparable). Merom, the mobile variant, is listed at 35 watts TDP for standard versions and 5 watts TDP for ultra low voltage (ULV) versions. Previously, Intel announced that it would now focus on power efficiency, rather than raw performance. However, at Intel Developer Forum (IDF) in spring 2006, Intel advertised both. Some of

1219-545: The Core microarchitecture at 64 KB L1 cache/core (32 KB L1 Data + 32 KB L1 Instruction) is as large as in Pentium M, up from 32 KB on Pentium II / III (16 KB L1 Data + 16 KB L1 Instruction). The consumer version also lacks an L3 cache as in the Gallatin core of the Pentium 4 Extreme Edition, though it is exclusively present in high-end versions of Core-based Xeons. Both an L3 cache and hyper-threading were reintroduced again to consumer line in

1272-496: The Desktop Pentium Dual-Core E2000 and E5000 series processors had to be rebranded. Although using the Pentium name, the desktop Pentium Dual-Core is based on the Core microarchitecture , which can be seen when comparing the specification to the Pentium D , which is based on the NetBurst microarchitecture first introduced in the Pentium 4. Below the 2 or 4 MB of shared-L2-cache-enabled Core 2 Duo,

1325-517: The Mobile Intel 965 Express ( Santa Rosa ) platform with Socket P , while the earlier B2 and L2 steppings only appear for the Socket M based Mobile Intel 945 Express ( Napa refresh ) platform. The model 22 stepping A1 (cpuid 10661h) marks a significant design change, with just a single core and 1 MB L2 cache further reducing the power consumption and manufacturing cost for the low-end. Like

1378-630: The Penryn technology, and the QX9775 is only compatible with the Intel D5400XS motherboard. The Wolfdale-3M model E7200 also has limited compatibility (at least the Xpress 200 chipset is incompatible ). Although a motherboard may have the required chipset to support Conroe, some motherboards based on the above-mentioned chipsets do not support Conroe. This is because all Conroe-based processors require

1431-645: The Pentium Dual-Core at the request of laptop manufacturers. Subsequently, on June 3, 2007, Intel released the desktop Pentium Dual-Core branded processors known as the Pentium E2140 and E2160. An E2180 model was released later in September 2007. These processors support the Intel 64 extensions, being based on the newer, 64-bit Allendale core with Core microarchitecture . These closely resembled

1484-515: The Xeon brand. The Conroe-L and Merom-L processors are based around the same core as Conroe and Merom, but only contain a single core and 1 MB of L2 cache, significantly reducing production cost and power consumption of the processor at the expense of performance compared to the dual-core version. It is used only in ultra-low voltage Core 2 Solo U2xxx and in Celeron processors and is identified as CPUID family 6 model 22. In Intel's Tick-Tock cycle,

1537-568: The brand appeared in notebook computers in early 2007. Those processors, named Pentium T2060, T2080, and T2130, had the 32-bit Pentium M -derived Yonah core, and closely resembled the Core Duo T2050 processor with the exception of having 1 MB of L2 cache instead of 2 MB. All three of them had a 533 MHz front-side bus (FSB) connecting the CPU with the double-data rate synchronous dynamic random-access memory (DDR SDRAM). Intel developed

1590-483: The chip to produce less heat, and minimize power use. For most Woodcrest CPUs, the front-side bus (FSB) runs at 1333 MT/s ; however, this is scaled down to 1066 MT/s for lower end 1.60 and 1.86 GHz variants. The Merom mobile variant was initially targeted to run at an FSB of 667 MT/s while the second wave of Meroms, supporting 800 MT/s FSB, were released as part of the Santa Rosa platform with

1643-415: The choice of a short and efficient pipeline, delivering superior performance despite not reaching the high clocks of NetBurst. The first processors that used this architecture were code-named ' Merom ', ' Conroe ', and ' Woodcrest '; Merom is for mobile computing, Conroe is for desktop systems, and Woodcrest is for servers and workstations. While architecturally identical, the three processor lines differ in

Pentium Dual-Core - Misplaced Pages Continue

1696-535: The coming months" with information on recommended methods of managing the translation lookaside buffer (TLB) for Core 2 to avoid issues, and admits that, "in rare instances, improper TLB invalidation may result in unpredictable system behavior, such as hangs or incorrect data." Among the issues stated: Intel errata Ax39, Ax43, Ax65, Ax79, Ax90, Ax99 are said to be particularly serious. 39, 43, 79, which can cause unpredictable behavior or system hang, have been fixed in recent steppings . Among those who have stated

1749-408: The desktop Pentium Dual-Core has 1 or 2 MB of shared L2 Cache. In contrast, the Pentium D processors have either 2 or 4 MB of non-shared L2 cache. Additionally, the fastest-clocked Pentium D has a factory boundary of 3.73 GHz, while the fastest-clocked desktop Pentium Dual-Core reaches 3.2 GHz. A significant difference among these processors is that the desktop Pentium Dual-Core processors have

1802-432: The earlier steppings, A1 is not used with the Mobile Intel 965 Express platform. Steppings G0, M0 and A1 mostly replaced all older steppings in 2008. In 2009, a new stepping G2 was introduced to replace the original stepping B2. In the model 23 (cpuid 01067xh), Intel started marketing stepping with full (6 MB) and reduced (3 MB) L2 cache at the same time, and giving them identical cpuid values. All steppings have

1855-506: The errata to be particularly serious are OpenBSD 's Theo de Raadt and DragonFly BSD 's Matthew Dillon . Taking a contrasting view was Linus Torvalds , calling the TLB issue "totally insignificant", adding, "The biggest problem is that Intel should just have documented the TLB behavior better." Microsoft has issued update KB936357 to address the errata by microcode update, with no performance penalty. BIOS updates are also available to fix

1908-411: The low-end processor brand for entry-level desktops and laptops until 1998. Intel hired marketing firm Lexicon Branding , which had originally come up with the name "Pentium", to devise a name for the new product as well. The San Jose Mercury News described Lexicon's reasoning behind the name they chose: " Celer is Latin for swift, as in the word 'accelerate', and 'on' as in 'turned on'. Celeron

1961-463: The lower available memory bandwidth. The Core 2 memory management unit (MMU) in X6800, E6000 and E4000 processors does not operate to prior specifications implemented in prior generations of x86 hardware. This may cause problems, many of them serious security and stability issues, with extant operating system software. Intel's documentation states that their programming manuals will be updated "in

2014-453: The majority of the Celeron line has exhibited noticeably degraded performance. This has been the primary justification for the higher cost of other Intel CPU brands versus the Celeron range. In September 2022, Intel announced that the Celeron brand, along with Pentium, were to be replaced with the new "Intel Processor" branding for low-end processors in laptops from 2023 onwards. This applied to desktops using Celeron processors as well, and

2067-437: The market, as a moniker of low-cost Core microarchitecture processors based on the single-core Conroe-L but with 1 MB of cache . The identification numbers for those planned Pentiums were similar to the numbers of the latter Pentium Dual-Core microprocessors , but with the first digit "1" instead of "2", suggesting their single-core function. A single-core Conroe-L with 1 MB cache was deemed as not strong enough to distinguish

2120-458: The mobile and desktop processors come in two variants that differ in the size of the L2 cache, but the specific amount of L2 cache in a product can also be reduced by disabling parts at production time. Tigerton dual-cores and all quad-core processors except - are multi-chip modules combining two dies. For the 65 nm processors, the same product code can be shared by processors with different dies, but

2173-571: The new SSE4.1 instructions. Stepping C1/M1 was a bug fix version of C0/M0 specifically for quad core processors and only used in those. Stepping E0/R0 adds two new instructions (XSAVE/XRSTOR) and replaces all earlier steppings. In mobile processors, stepping C0/M0 is only used in the Intel Mobile 965 Express ( Santa Rosa refresh ) platform, whereas stepping E0/R0 supports the later Intel Mobile 4 Express ( Montevina ) platform. Model 30 stepping A1 (cpuid 106d1h) adds an L3 cache and six instead of

Pentium Dual-Core - Misplaced Pages Continue

2226-491: The new version of NetBurst (Prescott) needed very high power to reach the clocks it needed for competitive performance, making it unsuitable for the shift to dual/multi-core CPUs. On May 7, 2004 Intel confirmed the cancellation of the next NetBurst, Tejas and Jayhawk . Intel had been developing Merom, the 64-bit evolution of the Pentium M , since 2001, and decided to expand it to all market segments, replacing NetBurst in desktop computers and servers. It inherited from Pentium M

2279-503: The planned Pentiums from the Celerons, so it was replaced by dual-core central processing units (CPU), adding "Dual-Core" to the line's name. Throughout 2009, Intel changed the name from Pentium Dual-Core to Pentium in its publications. Some processors were sold under both names, but the newer E5400 through E6800 desktop and SU4100/T4x00 mobile processors were not officially part of the Pentium Dual-Core line. The first processors using

2332-420: The preceding NetBurst microarchitecture of the Pentium 4 and D -branded CPUs. The Core microarchitecture provides more efficient decoding stages, execution units, caches , and buses , reducing the power consumption of Core 2-branded CPUs while increasing their processing capacity. Intel's CPUs have varied widely in power consumption according to clock rate, architecture, and semiconductor process, shown in

2385-462: The prior Pentium 4 and Pentium D design, the Core 2 technology sees a greater benefit from memory running synchronously with the front-side bus (FSB). This means that for the Conroe CPUs with FSB of 1066 MT/s, the ideal memory performance for DDR2 is PC2-8500 . In a few configurations, using PC2-5300 instead of PC2-4200 can actually decrease performance. Only when going to PC2-6400

2438-475: The promised numbers were: The processors of the Core microarchitecture can be categorized by number of cores, cache size, and socket; each combination of these has a unique code name and product code that is used across several brands. For instance, code name "Allendale" with product code 80557 has two cores, 2 MB L2 cache and uses the desktop socket 775, but has been marketed as Celeron, Pentium, Core 2, and Xeon, each with different sets of features enabled. Most of

2491-481: The quad-core Core 2 processors can benefit significantly from using PC2-8500 memory, which runs at the same speed as the CPU's FSB; this is not an officially supported configuration, but several motherboards support it. The Core 2 processor does not require the use of DDR2. While the Intel 975X and P965 chipsets require this memory, some motherboards and chipsets support both Core 2 processors and DDR memory. When using DDR memory, performance may be reduced because of

2544-434: The socket used, bus speed, and power consumption. The first Core-based desktop and mobile processors were branded Core 2 , later expanding to the lower-end Pentium Dual-Core , Pentium and Celeron brands; while server and workstation Core-based processors were branded Xeon . The Core microarchitecture returned to lower clock rates and improved the use of both available clock cycles and power when compared with

2597-914: The specific information about which one is used can be derived from the stepping. The original Core 2 processors are based on the same dies that can be identified as CPUID Family 6 Model 15. Depending on their configuration and packaging, their code names are Conroe ( LGA 775 , 4 MB L2 cache), Allendale (LGA 775, 2 MB L2 cache), Merom ( Socket M , 4 MB L2 cache) and Kentsfield ( multi-chip module , LGA 775, 2x4MB L2 cache). Merom and Allendale processors with limited features are in Pentium Dual Core and Celeron processors, while Conroe, Allendale and Kentsfield also are sold as Xeon processors. Additional code names for processors based on this model are Woodcrest (LGA 771, 4 MB L2 cache), Clovertown (MCM, LGA 771, 2×4MB L2 cache) and Tigerton (MCM, Socket 604 , 2×4MB L2 cache), all of which are marketed only under

2650-652: The standard Merom/Conroe die with 4 MB L2 cache, with the short-lived E1 stepping only being used in mobile processors. Stepping L2 and M0 are the Allendale chips with just 2 MB L2 cache, reducing production cost and power consumption for low-end processors. The G0 and M0 steppings improve idle power consumption in C1E state and add the C2E state in desktop processors. In mobile processors, all of which support C1 through C4 idle states, steppings E1, G0, and M0 add support for

2703-619: The usual two cores, which leads to an unusually large die size of 503 mm . As of February 2008, it has only found its way into the very high-end Xeon 7400 series ( Dunnington ). Conroe, Conroe XE and Allendale all use Socket LGA 775 ; however, not every motherboard is compatible with these processors. Supporting chipsets are: The Yorkfield XE model QX9770 (45 nm with 1600 MT/s FSB) has limited chipset compatibility - with only X38, P35 (with overclocking ) and some high-performance X48 and P45 motherboards being compatible. BIOS updates were gradually being released to provide support for

SECTION 50

#1732765802949

2756-644: Was discontinued around the same time laptops stopped using Celeron processors in favor of "Intel Processor" processors in 2023. As a product concept, the Celeron was introduced in response to Intel's loss of the low-end market, in particular to the Cyrix 6x86 , the AMD K6 , and the IDT Winchip . Intel's existing low-end product, the Pentium MMX , was no longer performance-competitive at 233 MHz. Although

2809-540: Was introduced on April 15, 1998, and was based on the Pentium II . Celeron-branded processors released from 2009 to 2023 are compatible with IA-32 software. They typically offer less performance per clock speed compared to flagship Intel CPU lines, such as the Pentium or Core brands. They often have less cache or intentionally disabled advanced features, with variable impact on performance. While some Celeron designs have achieved strong performance for their segment,

#948051