Misplaced Pages

#74925

56-565: Silvermont is the successor of the Bonnell , using a newer 22 nm process (previously introduced with Ivy Bridge ) and a new microarchitecture , replacing Hyper Threading with out-of-order execution . Silvermont was announced to news media on May 6, 2013, at Intel's headquarters at Santa Clara, California. Intel had repeatedly said the first Bay Trail devices would be available during the Holiday 2013 timeframe, while leaked slides showed that

112-581: A 945GSE or US15W chipset and an Atom N270, N280 or Z5xx series CPU. On 21 December 2009, Intel announced the N450, D510 and D410 CPUs with integrated graphics. The new manufacturing process resulted in a 20% reduction in power consumption and a 60% smaller die size. The Intel GMA 3150 , a 45 nm shrink of the GMA 3100 with no HD capabilities, is included as the on-die GPU. Netbooks using this new processor were released on 11 January 2010. The major new feature

168-415: A clock speed of 1.66 GHz and a 667 MHz FSB. On 22 September 2008, Intel announced a new 64-bit dual-core processor (unofficially code-named Dual Diamondville) branded Atom 330, to be used in desktop computers. It runs at 1.6 GHz and has an FSB speed of 533 MHz and a TDP rating of 8 W. Its dual core consists of two Diamondville dies on a single substrate. During 2009, Nvidia used

224-459: A focus on machine learning. In 2017, Intel announced that Knights Hill had been canceled in favor of another architecture built from the ground up to enable Exascale computing in the future. This new architecture is now expected for 2020–2021 . One performance and programmability study reported that achieving high performance with Xeon Phi still needs help from programmers and that merely relying on compilers with traditional programming models

280-528: A maximum of 10% active time and there is a 50TB transmit traffic life expectancy over the lifetime of the port. It is recommended not to use SD card as a boot device and to remove the card from the system when not in use. It has been widely reported that Bay Trail CPUs (and possibly their derivatives including Airmont/Braswell/Cherry Trail) experience random freezes / lock-ups on various Linux kernels. Reference Linux bug report 109051 on Kernel.org Bugzilla , first reported Dec-2015. Workaround seems to be setting

336-551: A more power-efficient 2-chip platform rather than the 3-chip one used with previous-generation Atom chipsets. On 1 March 2010, Intel introduced the N470 processor, running at 1.83 GHz with a 667 MHz FSB and a TDP rating of 6.5 W. The new Atom N4xx chips became available on 11 January 2010. It is used in netbook and nettop systems and includes an integrated single-channel DDR2 memory controller and an integrated graphics core . It also features Hyper-Threading and

392-416: A new single-core Atom Z5xx series processor (code-named Silverthorne), to be used in ultra-mobile PCs and mobile Internet devices (MIDs), which will supersede Stealey (A100 and A110). The processor has 47 million transistors on a 25 mm die, allowing for extremely economical production at that time (~2500 chips on a single 300 mm diameter wafer). An Atom Z500 processor's dual-thread performance

448-629: A power requirement of ~300 W, built at a 45 nm process. In the Aubrey Isle core a 1,024-bit ring bus (512-bit bi-directional) connects processors to main memory. Single-board performance has exceeded 750 GFLOPS. The prototype boards only support single-precision floating-point instructions. Initial developers included CERN , Korea Institute of Science and Technology Information (KISTI) and Leibniz Supercomputing Centre . Hardware vendors for prototype boards included IBM, SGI, HP, Dell and others. The Knights Corner product line

504-571: A processor codenamed Aubrey Isle was announced 31 May 2010. The product was stated to be a derivative of the Larrabee project and other Intel research including the Single-chip Cloud Computer . The development product was offered as a PCIe card with 32 in-order cores at up to 1.2 GHz with four threads per core, 2 GB GDDR5 memory, and 8 MB coherent L2 cache (256 KB per core with 32 KB L1 cache), and

560-889: A second-generation product, codenamed Knights Landing , was announced in June 2013. These second-generation chips could be used as a standalone CPU, rather than just as an add-in card. In June 2013, the Tianhe-2 supercomputer at the National Supercomputer Center in Guangzhou (NSCC-GZ) was announced as the world's fastest supercomputer (as of June 2023 , it is No. 10 ). It used Intel Xeon Phi coprocessors and Ivy Bridge -EP Xeon E5 v2 processors to achieve 33.86 petaFLOPS. The Xeon Phi product line directly competed with Nvidia 's Tesla and AMD Radeon Instinct lines of deep learning and GPGPU cards. It

616-442: A single chip with multiple independent cores: the prototype design included 48 cores per chip with hardware support for selective frequency and voltage control of cores to maximize energy efficiency, and incorporated a mesh network for inter-chip messaging. The design lacked cache-coherent cores and focused on principles that would allow the design to scale to many more cores. The Teraflops Research Chip (prototype unveiled 2007 )

SECTION 10

#1732776483075

672-893: A transparent processor extension, allowing legacy MMX / SSE code to run without code changes. An important component of the Intel Xeon Phi coprocessor's core is its vector processing unit (VPU). The VPU features a novel 512-bit SIMD instruction set, officially known as Intel Initial Many Core Instructions (Intel IMCI). Thus, the VPU can execute 16 single-precision (SP) or 8 double-precision (DP) operations per cycle. The VPU also supports Fused Multiply-Add (FMA) instructions and hence can execute 32 SP or 16 DP floating point operations per cycle. It also provides support for integers. The VPU also features an Extended Math Unit (EMU) that can execute operations such as reciprocal, square root, and logarithm, thereby allowing these operations to be executed in

728-827: A vector fashion with high bandwidth. The EMU operates by calculating polynomial approximations of these functions. On 12 November 2012, Intel announced two Xeon Phi coprocessor families using the 22 nm process size: the Xeon Phi 3100 and the Xeon Phi 5110P. The Xeon Phi 3100 will be capable of more than 1 teraFLOPS of double-precision floating-point instructions with 240 GB/s memory bandwidth at 300 W. The Xeon Phi 5110P will be capable of 1.01 teraFLOPS of double-precision floating-point instructions with 320 GB/s memory bandwidth at 225 W. The Xeon Phi 7120P will be capable of 1.2 teraFLOPS of double-precision floating-point instructions with 352 GB/s memory bandwidth at 300 W. On 17 June 2013,

784-803: A version of the Hybrid Memory Cube . Each core has two 512-bit vector units and supports AVX-512 SIMD instructions, specifically the Intel AVX-512 Foundational Instructions (AVX-512F) with Intel AVX-512 Conflict Detection Instructions (AVX-512CD), Intel AVX-512 Exponential and Reciprocal Instructions (AVX-512ER), and Intel AVX-512 Prefetch Instructions (AVX-512PF). Support for IMCI has been removed in favor of AVX-512. The National Energy Research Scientific Computing Center announced that Phase 2 of its newest supercomputing system "Cori" would use Knights Landing Xeon Phi coprocessors. On 20 June 2016, Intel launched

840-464: Is Intel's codename for a Xeon Phi product specialized in deep learning , initially released in December 2017. Nearly identical in specifications to Knights Landing, Knights Mill includes optimizations for better utilization of AVX-512 instructions. Single-precision and variable-precision floating-point performance increased, at the expense of double-precision floating-point performance. Knights Hill

896-551: Is a CPU microarchitecture used by Intel Atom processors which can execute up to two instructions per cycle. Like many other x86 microprocessors, it translates x86 instructions ( CISC instructions) into simpler internal operations (sometimes referred to as micro-ops , effectively RISC style instructions) prior to execution. The majority of instructions produce one micro-op when translated, with around 4% of instructions used in typical programs producing multiple micro-ops. The number of instructions that produce more than one micro-op

952-469: Is a Tunnel Creek CPU with an Altera Field Programmable Gate Array (FPGA). Sodaville is a consumer electronics Atom SoC. Groveland is a consumer electronics Atom SoC. The 32 nm shrink of Bonnell is called Saltwell . Intel released their third-generation Cedar Trail platform (consisting of a range of Cedarview processors and the NM10 southbridge chip) based on 32 nm process technology in

1008-592: Is a defect in the chip's LPC clock and affected systems "may experience inability to boot or may cease operation". Issues extend also to USB bus and SD card circuitry and should happen "under certain conditions where activity is high for several years". In April 2018 Intel announced it is releasing a new D1 stepping to fix the issue. The LPC, USB and SD Card buses circuitry degradation issues also apply to other Bay Trail processors such as Intel Celeron J1900 and N2800/N2900 series; also to Pentium N3500, J2850, J2900 series; and Celeron J1800 and J1750 series—as those are based on

1064-450: Is an Atom SoC that is designed for a server platform. Knights Landing (microarchitecture) Xeon Phi is a discontinued series of x86 manycore processors designed and made by Intel . It was intended for use in supercomputers, servers, and high-end workstations. Its architecture allowed use of standard programming languages and application programming interfaces (APIs) such as OpenMP . Xeon Phi launched in 2010. Since it

1120-757: Is an Atom SoC that is part of the Medfield MID/Smartphone platform. Berryville is a consumer electronics Atom SoC. Cloverview is an Atom SoC that is part of the Clover Trail tablet platform. In December 2012, Intel launched the 64-bit Centerton family of Atom CPUs, designed specifically for use in Bordenville platform servers . Based on the 32 nm Saltwell architecture, Centerton adds features previously unavailable in most Atom processors, such as Intel VT virtualization technology, and support for ECC memory . Briarwood

1176-406: Is an experimental 80-core chip with two floating-point units per core, implementing a 96-bit VLIW architecture instead of the x86 architecture. The project investigated intercore communication methods, per-chip power management, and achieved 1.01  TFLOPS at 3.16 GHz consuming 62 W of power. Intel's Many Integrated Core (MIC) prototype board, named Knights Ferry , incorporating

SECTION 20

#1732776483075

1232-792: Is available from Intel under the extension name of KNC. Code name for the second-generation MIC architecture product from Intel. Intel officially first revealed details of its second-generation Intel Xeon Phi products on 17 June 2013. Intel said that the next generation of Intel MIC Architecture-based products will be available in two forms, as a coprocessor or a host processor (CPU), and be manufactured using Intel's 14 nm process technology. Knights Landing products will include integrated on-package memory for significantly higher memory bandwidth. Knights Landing contains up to 72 Airmont (Atom) cores with four threads per core, using LGA 3647 socket supporting up to 384 GB of "far" DDR4 2133 RAM and 8–16 GB of stacked "near" 3D  MCDRAM ,

1288-476: Is denoted by the suffix F in the model number. Integrated fabric is expected to provide better latency at a lower cost than discrete high-performance network cards. On 14 November 2016, the 48th list of TOP500 contained two systems using Knights Landing in the Top 10. The PCIe based co-processor variant of Knight's Landing was never offered to the general market and was discontinued by August 2017. This included

1344-462: Is equivalent to its predecessor Stealey, but should outperform it on applications that can use simultaneous multithreading and SSE3 . They run from 0.8 to 2.0 GHz and have a TDP rating between 0.65 and 2.4 W that can dip down to 0.01 W when idle. They feature 32 KB instruction L1 and 24 KB data L1 caches, 512 KB L2 cache and a 533 MT/s front-side bus. The processors are manufactured in 45 nm process. Poulsbo

1400-475: Is invulnerability against Meltdown and Spectre . The Bonnell microarchitecture therefore represents a partial revival of the principles used in earlier Intel designs such as P5 and the i486 , with the sole purpose of enhancing the performance per watt ratio. However, Hyper-Threading is implemented in an easy (i.e. low-power) way to employ the whole pipeline efficiently by avoiding the typical single thread dependencies. On 2 March 2008, Intel announced

1456-590: Is longer battery life (10 or more hours for 6-cell systems). This generation of the Atom was codenamed Pineview, which is used in the Pine Trail platform. Intel's Pine Trail-M platform utilizes an Atom processor (codenamed Pineview-M) and Platform Controller Hub (codenamed Tiger Point). The graphics and memory controller have moved into the processor, which is paired with the Tiger Point PCH. This creates

1512-709: Is made at a 22 nm process size, using Intel's Tri-gate technology with more than 50 cores per chip, and is Intel's first many-cores commercial product. In June 2011, SGI announced a partnership with Intel to use the MIC architecture in its high-performance computing products. In September 2011, it was announced that the Texas Advanced Computing Center (TACC) will use Knights Corner cards in their 10-petaFLOPS "Stampede" supercomputer, providing 8 petaFLOPS of compute power. According to "Stampede: A Comprehensive Petascale Computing Environment"

1568-436: Is manufactured on a 45 nm process. The new design uses half the power of the older Menlow platform. This reduced overall power consumption and size makes the platform more desirable for use in smartphones and other mobile internet devices. The D4xx and D5xx series support the x86-64 bit instruction set and DDR2-800 memory. They are rated for embedded use. The series has an integrated graphics processor built directly into

1624-630: Is significantly fewer than the P6 and NetBurst microarchitectures . In the Bonnell microarchitecture, internal micro-ops can contain both a memory load and a memory store in connection with an ALU operation, thus being more similar to the x86 level and more powerful than the micro-ops used in previous designs. This enables relatively good performance with only two integer ALUs, and without any instruction reordering , speculative execution or register renaming . A side effect of having no speculative execution

1680-742: Is to leverage x86 legacy by creating an x86-compatible multiprocessor architecture that can use existing parallelization software tools. Programming tools include OpenMP , OpenCL , Cilk / Cilk Plus and specialised versions of Intel's Fortran, C++ and math libraries. Design elements inherited from the Larrabee project include x86 ISA, 4-way SMT per core, 512-bit SIMD units, 32 KB L1 instruction cache, 32 KB L1 data cache, coherent L2 cache (512 KB per core ), and ultra-wide ring bus connecting processors and memory. The Knights Corner 512-bit SIMD instructions share many intrinsic functions with AVX-512 extension . The instruction set documentation

1736-519: The Tianhe-2 supercomputer was announced by TOP500 as the world's fastest. Tianhe-2 used Intel Ivy Bridge Xeon and Xeon Phi processors to achieve 33.86 petaFLOPS. It was the fastest on the list for two and a half years, lastly in November 2015. The cores of Knights Corner are based on a modified version of P54C design, used in the original Pentium. The basis of the Intel MIC architecture

Silvermont - Misplaced Pages Continue

1792-406: The "second-generation Intel (Knights Landing) MICs will be added when they become available, increasing Stampede's aggregate peak performance to at least 15 PetaFLOPS." On 15 November 2011, Intel showed an early silicon version of a Knights Corner processor. On 5 June 2012, Intel released open source software and documentation regarding Knights Corner. On 18 June 2012, Intel announced at

1848-414: The 2012 Hamburg International Supercomputing Conference that Xeon Phi will be the brand name used for all products based on their Many Integrated Core architecture. In June 2012, Cray announced it would be offering 22 nm 'Knight's Corner' chips (branded as 'Xeon Phi') as a co-processor in its 'Cascade' systems. In June 2012, ScaleMP announced a virtualization update allowing Xeon Phi as

1904-449: The 7220A, 7240P and 7220P coprocessor cards. Intel announced they were discontinuing Knights Landing in summer 2018. All models can boost to their peak speeds, adding 200 MHz to their base frequency when running just one or two cores. When running from three to the maximum number of cores, the chips can only boost 100 MHz above the base frequency. All chips run high-AVX code at a frequency reduced by 200 MHz. Knights Mill

1960-478: The 945GSE Express chipset has a specified maximum TDP of 11.8 W, with the processor responsible for a relatively small portion of the total power dissipated. Individual figures are 2.5 W for the N270 processor, 6 W for the 945GSE chipset and 3.3 W for the 82801GBM I/O controller. Intel also provides a US15W System Controller Hub -based chipset with a combined TDP of less than 5 W together with

2016-468: The Atom 300 and their GeForce 9400M chipset on a mini-ITX form factor motherboard for their Ion platform. Although the Atom processor itself is relatively low-power for an x86 microprocessor, many chipsets commonly used with it dissipate significantly more power. For example, while the Atom N270 commonly used in netbooks through mid-2010 has a TDP rating of 2.5 W, an Intel Atom platform that uses

2072-511: The Atom Z5xx (Silverthorne) series processors, to be used in ultra-mobile PCs and MIDs, though some manufacturers have released ultra-thin systems running these processors (e.g. Sony VAIO X). Initially, all Atom motherboards on the consumer market featured the Intel 945GC chipset, which uses 22 watts by itself. As of early 2009, only a few manufacturers are offering lower-power motherboards with

2128-455: The CPU to help improve performance. The models are targeted at nettops and low-end desktops. They do not support SpeedStep. The Atom D510 dual-core processor runs at 1.66 GHz, with 1 MB of L2 cache and a TDP rating of 13 W. The single-core Atom D410 runs at 1.66 GHz, with 512 KB of L2 cache and a TDP rating of 10 W. Tunnel Creek is an embedded Atom processor used in

2184-465: The Intel Xeon Phi product family x200 based on the Knights Landing architecture, stressing its applicability to not just traditional simulation workloads, but also to machine learning . The model lineup announced at launch included only Xeon Phi of bootable form-factor, but two versions of it: standard processors and processors with integrated Intel Omni-Path architecture fabric. The latter

2240-480: The Larrabee chips also included specialised hardware for texture sampling. The project to produce a retail GPU product directly from the Larrabee research project was terminated in May 2010. Another contemporary Intel research project implementing x86 architecture on a many-multicore processor was the ' Single-chip Cloud Computer ' (prototype introduced 2009 ), a design mimicking a cloud computing computer datacentre on

2296-536: The Linux kernel flag intel_idle.max_cstate=1 , which while eliminating the system freezes/lock-ups, results in increased CPU power/battery usage by preventing the CPU from entering higher power-saving C-states . Systems running Windows-OSes apparently do not experience these lockup/freeze issues. A potential fix is to set hw.acpi.cpu.cx_lowest=C1 and dev.cpu.<n>.lowest via /etc/sysctl.conf . 14 nm Airmont architecture processors are also affected by

Silvermont - Misplaced Pages Continue

2352-667: The Queens Bay platform with the Topcliff PCH. The Lincroft (Z6xx) with the Whitney Point PCH is included in the Oak Trail tablet platform. Oak Trail is an Intel Atom platform based on Moorestown . Both platforms include a Lincroft microprocessor, but use two distinct input/output Platform Controller Hubs (I/O-PCH), codenamed Langwell and Whitney Point respectively. Oak Trail was presented on 11 April 2011 and

2408-510: The company's Data Center Group that quarter. An erratum named AVR54 published by Intel; state there is a defect in the chip's LPC clock , and affected systems "may experience inability to boot or may cease operation". A workaround is available requiring platform hardware changes. The SoC failures are thought to have led to failures in Cisco and Synology products, though discussion of the C2000 as

2464-516: The design flaws as noted in the Braswell Specification Update under CHP49 errata. In addition to LPC and SD Card circuitry degradation issues those 14 nm designs also have issues with Real Time Clock (RTC) circuitry degradation, their USB buses are however not affected. Unspecified firmware changes are required to mitigate RTC circuitry degradation. Intel does not plan to release a new stepping for Braswell. Intel admitted

2520-454: The following SoC families: Silvermont based cores have also been used, modified, in the Knight's Landing iteration of Intel's Xeon Phi HPC chips. Silvermont was the first Atom processor to feature an out-of-order architecture. Intel revealed in its Q4 2016 quarterly report that there were quality issues in the C2000 product family, which had an effect on the financial performance of

2576-402: The fourth quarter of 2011. Intel stated that improvements in graphics capabilities, including support for 1080p video, additional display options including HDMI and DisplayPort, and enhancements in power consumption are to enable fanless designs with longer battery life. The Cedar Trail platform includes two new CPUs, 32 nm-based N2800 (1.86 GHz) and N2600 (1.6 GHz), which replace

2632-1031: The issue stating the impact on consumers depends on use condition. List of desktop processors as follows: It has been found that a bug in the blueprint of the C2000 CPUs family may cause failure of its embedded Ethernet ports. List of server processors as follows: List of communications processors as follows: List of embedded processors as follows: List of mobile processors as follows: List of tablet and hybrid processors as follows: List of smartphone processors as follows: List of smartphone processors as follows: List of desktop processors as follows: List of mobile processors as follows: List of smartphone and tablet processors as follows: Silvermont based processor cores have been used in Knights Landing versions of Intel's Xeon Phi multiprocessor HPC chips, with changes for HPC including AVX-512 vector units. Bonnell (microarchitecture) Bonnell

2688-565: The previous generation Pineview N4xx and N5xx processors. The CPUs also feature an integrated GPU that supports DirectX 9. In addition to the netbook platform, two new Cedarview CPUs for nettops, D2500 and D2700, were released on 25 September 2011. In early March 2012, the N2800-based Intel DN2800MT motherboard started to become available. Due to the use of a netbook processor, this Mini-ITX motherboard can reach idle power consumption as low as 7.1 W. Penwell

2744-606: The release window for Bay Trail-T as August 28 – September 13, 2013. Both Avoton and Rangeley were announced as being available in the second half of 2013. The first Merrifield devices were announced in 1H14. According to the Tick–tock model Airmont is the 14 nm die shrink of Silvermont, launched in early 2015 and first seen in the Atom x7-Z8700 as used in the Microsoft Surface 3 . Airmont microarchitecture includes

2800-455: The root cause of failure has been reported to be under a non-disclosure agreement for many vendors. Intel released a new C0 stepping of the C2000 series in April 2017 which corrected the bug. In July 2017 Intel published that a similar quality issue affects also Atom E3800 series embedded processors. The erratum named VLI89 published by Intel state, similar to issue with Atom C2000, that there

2856-511: The same affected silicon. Cisco stated failures of Atom C2000 processors can occur as early as 18 months of use with higher failure rates occurring after 36 months. Mitigations were found to limit impact on systems. Firmware update for the LPC bus called LPC_CLKRUN# reduces the utilization of the LPC interface what in turn decreases (but not eliminates) LPC bus degradation - some systems are however not compatible with this new firmware. USB should have

SECTION 50

#1732776483075

2912-457: Was discontinued due to a lack of demand and Intel's problems with its 10nm node. The Larrabee microarchitecture (in development since 2006 ) introduced very wide (512-bit) SIMD units to an x86 architecture based processor design, extended to a cache-coherent multiprocessor system connected via a ring bus to memory; each core was capable of four-way multithreading. Due to the design being intended for GPU as well as general purpose computing,

2968-424: Was originally based on an earlier GPU design ( codenamed "Larrabee" ) by Intel that was cancelled in 2009, it shared application areas with GPUs. The main difference between Xeon Phi and a GPGPU like Nvidia Tesla was that Xeon Phi, with an x86-compatible core, could, with less modification, run software that was originally targeted to a standard x86 CPU. Initially in the form of PCI Express -based add-on cards,

3024-477: Was the codename for the third-generation MIC architecture, for which Intel announced the first details at SC14. It was to be manufactured in a 10 nm process. Knights Hill was expected to be used in the United States Department of Energy Aurora supercomputer , to be deployed at Argonne National Laboratory . However, Aurora was delayed in favor of using an "advanced architecture" with

3080-510: Was to be released in May 2011. The Z670 processor, part of the Oak Trail platform, delivers improved video playback, faster Internet browsing and longer battery life, "without sacrificing performance" according to Intel. Oak Trail includes support for 1080p video decoding as well as HDMI. The platform also has improved power efficiency and allows applications to run on various operating systems, including Android, MeeGo and Windows. Stellarton

3136-538: Was used as System Controller Hub and the platform was called Menlow. On 2 March 2008, Intel announced lower-power variants of the Diamondville CPU named Atom N2xx. It was intended for use in nettops and the Classmate PC . Like their predecessors, these are single-core CPUs with Hyper-Threading. The N270 has a TDP rating of 2.5 W, runs at 1.6 GHz and has a 533 MHz FSB. The N280 has

#74925